

5A_{RMS} VBUS Current-Sink Protection Load Switch

Features

- 3V to 24V Operating Voltage Range
- 29V Abs. Max. Rating at IN and OUT
- 5A Continuous Current Rating
 - ▶ 12A Pulse Current Rating (duration Pd limited)
- 25mΩ typ. On-Resistance from IN to OUT
- Soft-Start (SS) Limits Inrush Current
- Over-Voltage Protection (OVP) at IN
 - ▶ 24V Internally Fixed
 - ▶ 4V to 24V External Resistor Programmable
- “Ideal Diode” Reverse Current Protection
- 20mV Forward Voltage and 15μs Fast Recovery
- Over-Current Protection (OCP) at OUT
- Short-Circuit Protection (SCP) at OUT
- Over-Temperature Protection (OTP)
- Auto-Retry after All Faults
- EN or $\overline{\text{EN}}$ Enable Logic Input Versions
- $\overline{\text{ACOK}}$ (KTS1672) or ACOK(KTS1672-1) Open-Drain Power Good Flag
- -40°C to 85°C Operating Temperature Range
- 12-bump WLCSP 2.18 x 1.64mm (0.5mm pitch)

Brief Description

KTS1672 is a low-resistance, high-current load switch with soft-start, over-voltage protection, reverse-current blocking, over-current protection, short-circuit protection, over-temperature protection. It is optimized to protect systems with USB Type-C PD ports and barrel connectors that sink up to 100W at 20V and must withstand up to 29V on VBUS.


KTS1672 has automatic reverse-current blocking feature which acts as an “ideal diode” and isolates VBUS when charging or powering the system via another port. Soft-start limits inrush current when turning on with large capacitors at the output. An $\overline{\text{ACOK}}$ or ACOK flag indicates when power is good.

KTS1672 is packaged in advanced, fully “green” compliant, 2.18 x 1.64mm, 12-bump Wafer-Level Chip-Scale Package (WLCSP).

Applications

- Desktop, Notebooks, Netbooks, Ultra-Books, Tablets
- Docking Stations, Monitors, Accessories

Typical Application




* NOTE , $\overline{\text{ACOK}}$ pin for KTS1672, ACOK pin for KTS1672-1

Ordering Information

Part Number	Marking ¹	Enable Polarity	Power Good Flag Polarity	Operating Temperature	Package
KTS1672AEGAE-TA	USYWZNAABB	\overline{EN}	\overline{ACOK}	-40°C to +85°C	WLCSP-12
KTS1672BEGAE-TA	UTYWZNAABB	EN	\overline{ACOK}	-40°C to +85°C	WLCSP-12
KTS1672BEGAE-1-TA	VTYWZNAABB	EN	ACOK	-40°C to +85°C	WLCSP-12

Pinout Diagram

WLCSP43-12



12-bump 1.64mm x 2.18mm x 0.555mm
WLCSP Package, 0.5mm pitch

Top Mark

XX = Device Code, YW = Date Code, Z = Serial Number, N = Wafer ID
AABB = Axis Coordinates

Pin Descriptions

Pin #	Name	Function
A1, A2, A3, A4	OUT	Power Switch Output – connect to battery charger IC input (or VSYS in systems without rechargeable batteries).
B2, B3, B4	IN	Power Switch Input – connect to power input port (VBUS on USB port).
B1	\overline{ACOK} or ACOK	Power Good Flag KTS1672A/B: active-low, open-drain logic output. Connect to GND or leave floating if unused. KTS1672B-1: active-high after input voltage is stable between minimum VIN and VOVLO when EN=High. Connect a pulldown resistor(>200K Ω) from ACOK to ground or leave floating if unused.
C1	\overline{EN}	Enable – active-low logic input (KTS1672A)
	EN	Enable – active-high logic input (KTS1672B)
C2	OVLO	External OVLO Adjustment – connect to GND to use the internally fixed OVLO threshold. Connect an external resistive voltage divider from IN to OVLO to GND to set an adjustable the OVLO threshold.
C3, C4	GND	Ground

1. US, UT & VT = Device Code, YW = Date Code, Z = Serial Number, N = Wafer ID, AABB = Axis Coordinates.

Absolute Maximum Ratings²

Symbol	Description	Value	Units
V _{IN}	IN to GND (continuous)	-0.3 to 29	V
	IN to GND (during IEC61000-4-5 surge event with external TVS)	-5 to 36	
V _{OUT}	OUT to GND	-0.3 to 29	V
V _{IN-OUT}	IN to OUT	-29 to 29	V
V _{EN} , V _{EN̄}	EN, EN̄ to GND	-0.3 to 29	V
V _{OVLO}	OVLO to GND	-0.3 to V _{IN}	V
V _{ACOK̄} , V _{ACOK}	ACOK̄ or ACOK to GND	-0.3 to 6	V
I _{SW}	Maximum Switch Current (continuous)	5	A
	Peak Switch Current (duration is Pd limited)	12	
T _J	Junction Temperature Range	-40 to 150	°C
T _S	Storage Temperature Range	-55 to 150	°C
T _{LEAD}	Maximum Soldering Temperature (at leads, 10 sec)	260	°C

ESD Ratings³

Symbol	Description	Value	Units
V _{ESD_HBM}	JEDEC JS-001-2017 Human Body Model (all pins)	±2	kV

Thermal Capabilities⁴

Symbol	Description	Value	Units
Θ _{JA}	Thermal Resistance – Junction to Ambient	48.3	°C/W
P _D	Maximum Power Dissipation at 25°C	2.07	W
ΔP _D /ΔT	Derating Factor Above T _A = 25°C (T _J ≤ 125°C)	-20.72	mW/°C

- Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. Functional operation at conditions other than the operating conditions specified is not implied. Only one Absolute Maximum rating should be applied at any one time.
- ESD Ratings conform to JEDEC and IEC industry standards. Some pins may actually have higher performance.
- Junction to Ambient thermal resistance is highly dependent on PCB layout. Values are based on thermal properties of the device when soldered to an EV board.

Recommended Operating Conditions⁵

Symbol	Description	Value	Units
V _{IN}	Supply Voltage Operating Range	3 to 24	V
V _{OUT}	Output Voltage Range	3 to 24	V
V _{ACOK} , V _{ACOK}	ACOK or ACOK Power Good Flag Output Voltage	0 to 5.5	V
V _{OVLO}	OVLO Adjust Input Bias Voltage		V
V _{EN} , V _{EN}	Enable Logic Input Voltage	0 to 24	V
C _{IN}	Input Capacitance	1 to 10	μF
		35	V
C _{OUT}	Output Capacitance	10 to 1000	μF
		25	V
T _A	Ambient Operating Temperature Range	-40 to 85	°C
T _J	Junction Temperature Range	-40 to 125	°C

Electrical Characteristics⁶

Unless otherwise noted, the *Min* and *Max* specs are applied over the full operation temperature range of T_J = -40°C to +125°C and V_{IN} = 3V to 24V or V_{OUT} = 3V to 24V. Typical values are specified at T_A = +25°C with V_{IN} = 5V or V_{OUT} = 5V.

Supply Specifications

Symbol	Description	Conditions	Min	Typ	Max	Units
V _{IN}	Input Voltage Operating Range		3		24	V
V _{OUT}	Output Voltage Operating Range		3		24	V
V _{UVLO}	Under-Voltage Lockout	V _{IN} rising threshold		2.7	2.95	V
		Hysteresis		200		mV
I _Q	No-Load Supply Current (Enabled)	V _{IN} = 5V, OUT = open		190		μA
		V _{IN} = 20V, OUT = open		250		
I _{SHDN}	Shutdown Supply Current	V _{IN} = 5V, OUT = open		1		μA
		V _{IN} = 20V, OUT = open		2.6		
I _{OUT_RCP}	Output Supply Current in RCP	Enabled, V _{IN} = 0V, V _{OUT} = 5V		250		μA

(continued next page)

- The recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Kinetic does not recommend exceeding them or designing to Absolute Maximum Rating.
- Device is guaranteed to meet performance specifications over the -40°C to +85°C operating temperature range by design, characterization, and correlation with statistical process controls.

Electrical Characteristics (continued)⁷

Unless otherwise noted, the *Min* and *Max* specs are applied over the full operation temperature range of $T_J = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$ and $V_{IN} = 3\text{V}$ to 24V or $V_{OUT} = 3\text{V}$ to 24V . Typical values are specified at $T_A = +25^{\circ}\text{C}$ with $V_{IN} = 5\text{V}$ or $V_{OUT} = 5\text{V}$.

Logic Pin Specifications (EN, $\overline{\text{EN}}$, ACOK, $\overline{\text{ACOK}}$)

Symbol	Description	Conditions	Min	Typ	Max	Units
V_{IH}	Input Logic High (EN, $\overline{\text{EN}}$)		1.2			V
V_{IL}	Input Logic Low (EN, $\overline{\text{EN}}$)				0.4	V
R_{I_PD}	Input Logic Pull-Down ($\overline{\text{EN}}$)			1		M Ω
I_{L_LK}	Input Logic Leakage (EN)	$V_I = 5\text{V}$	-1		1	μA
		$V_I = 20\text{V}$	-1		1	μA
V_{OL}	Output Logic Low ($\overline{\text{ACOK}}$)	$I_{O_SINK} = 1\text{mA}$		0.01	0.2	V
I_{O_LK}	Output Logic High-Z Leakage ($\overline{\text{ACOK}}$)	$V_O = 5\text{V}$	-1		1	μA
I_{O_PU}	Output Logic Pull-up Current (ACOK)				10	μA
V_{ACOK}	Output Logic High (ACOK)	$I_{SOURCE} \leq 5\mu\text{A}$, $R_{PD} = 470\text{K}\Omega$, $V_I > 3\text{V}$	1.2	1.8	2.3	V
V_{OL_ACOK}	Output Logic Low (ACOK)	$R_{PD} = 470\text{K}\Omega$, $V_I > 3\text{V}$		0.01	0.2	V

Switch Specifications

Symbol	Description	Conditions	Min	Typ	Max	Units
R_{ON}	Switch On-Resistance	$V_{IN} = 5\text{V}$		25	30	m Ω
		$V_{IN} = 20\text{V}$		25	30	
I_{IN_OFF}	Switch Off-Leakage at IN	Shutdown, $V_{IN} = 5\text{V}$, $V_{OUT} = 0\text{V}$		1		μA
		Shutdown, $V_{IN} = 20\text{V}$, $V_{OUT} = 0\text{V}$		2.6		
I_{OUT_OFF}	Switch Off-Leakage at OUT	Shutdown, $V_{IN} = 0\text{V}$, $V_{OUT} = 5\text{V}$		1		μA
		Shutdown, $V_{IN} = 0\text{V}$, $V_{OUT} = 20\text{V}$		2.6		

Soft-Start (SS) Specifications (see Figure 1)

Symbol	Description	Conditions	Min	Typ	Max	Units
t_{DEB}	Soft-Start Debounce Time ⁸	$R_L = 100\Omega$, $C_{OUT} = 300\mu\text{F}$, $V_{IN} = 5\text{V}$		18		ms
t_R	Soft-Start V_{OUT} Rising Slew-Rate Ramp Time ⁹	$R_L = 10\Omega$, $C_{OUT} = 300\mu\text{F}$, $V_{IN} = 5\text{V}$		2.3		ms
		$R_L = 100\Omega$, $C_{OUT} = 300\mu\text{F}$, $V_{IN} = 20\text{V}$		2.6		
I_{LIM_SS}	Soft-Start Current Limit	$V_{IN} = 5\text{V}$ to 20V		2.6		A
t_{LIM_SS}	Soft-Start Current Limit Done Time ¹⁰	$V_{IN} = 5\text{V}$ to 20V		7		ms
$t_{\overline{\text{ACOK}}}$ or t_{ACOK}	Power Good Flag Delay after t_{LIM_SS} ¹⁰	$V_{IN} = 5\text{V}$ to 20V		3		ms
t_{DOFF}	Turn-Off Delay Time ^{10, 11}	$V_{IN} = 5\text{V}$ to 20V	0		10	μs

(continued next page)

7. Device is guaranteed to meet performance specifications over the -40°C to $+85^{\circ}\text{C}$ operating temperature range by design, characterization, and correlation with statistical process controls.

8. t_{DEB} is time from $\text{EN} = \text{H}$ and $V_{UVLO} < V_{IN} < V_{OVP}$ until $V_{OUT} = 10\% * V_{IN}$.

9. t_R is time from $V_{OUT} = 10\% * V_{IN}$ until $V_{OUT} = 90\% * V_{IN}$.

10. Guaranteed by design, characterization and statistical process control methods; not production tested.

11. t_{DOFF} is time from disable logic until V_{OUT} begins to fall.

Electrical Characteristics (continued)¹²

Unless otherwise noted, the *Min* and *Max* specs are applied over the full operation temperature range of $T_J = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$ and $V_{IN} = 3\text{V}$ to 24V or $V_{OUT} = 3\text{V}$ to 24V . Typical values are specified at $T_A = +25^{\circ}\text{C}$ with $V_{IN} = 5\text{V}$ or $V_{OUT} = 5\text{V}$.

Over-Voltage Protection (OVP) Specifications

Symbol	Description	Conditions	Min	Typ	Max	Units
V_{OVP}	Internally Fixed Over-Voltage Protection	V_{IN} rising OVP threshold	23	24	25	V
		Hysteresis, $V_{OVLO} = 0\text{V}$		800		mV
t_{OVP}	OVP Response Time ^{10, 13}	$R_L = 100\Omega$, $C_{OUT} = 0\mu\text{F}$, $V_{IN} > V_{OVP}$, $V_{OVLO} = 0\text{V}$		90		ns
t_{OVP_REC}	OVP Recovery Time ^{10, 14}			$t_{DEB} + t_R$		ms
V_{OVLO}	Externally Adjustable Over-Voltage Lockout	V_{OVLO} enable threshold	0.15	0.25	0.35	V
		V_{OVLO} rising OVP threshold	1.15	1.22	1.29	V
		Hysteresis		25		mV
t_{OVLO}	OVLO Response Time ^{10, 15}	$R_L = 100\Omega$, $C_{OUT} = 0\mu\text{F}$		300		ns
t_{OVLO_REC}	OVLO Recovery Time ¹⁰			$t_{DEB} + t_R$		ms

Reverse-Current Protection (RCP) Specifications

Symbol	Description	Conditions	Min	Typ	Max	Units
V_{RCP}	RCP Droop Regulation Voltage	$V_{RCP} = V_{IN} - V_{OUT}$, $I_{OUT} = 100\text{mA}$	10	20	30	mV
t_{RCP_REC}	RCP Fast Recovery Time ^{10, 16}			15		μs

Over-Current Protection (OCP) Specifications

Symbol	Description	Conditions	Min	Typ	Max	Units
I_{OCP}	Over-Current Threshold ¹⁰		12	18		A
t_{OCP}	OCP Response Time ^{10, 17}			100		ns
t_{OCP_REC}	OCP Recovery Time ¹⁰			$t_{DEB} + t_R$		ms

Over-Temperature Protection (OTP) Specifications

Symbol	Description	Conditions	Min	Typ	Max	Units
t_{OTP}	IC Junction Over-Temperature Protection ¹⁰	T_J rising threshold		145		$^{\circ}\text{C}$
		Hysteresis		15		$^{\circ}\text{C}$
t_{OTP_REC}	OTP Recovery Time ¹⁰			$t_{DEB} + t_R$		ms

12. Device is guaranteed to meet performance specifications over the -40°C to $+85^{\circ}\text{C}$ operating temperature range by design, characterization and correlation with statistical process controls.

13. t_{OVP} is time from $V_{IN} > V_{OVP}$ until V_{OUT} stops rising.

14. t_{OVP_REC} is time from $V_{IN} < V_{OVP}$ until $V_{OUT} = 90\% * V_{IN}$.

15. t_{OVLO} is time from V_{OVLO} rises above its OVP threshold until V_{OUT} stops rising

16. t_{RCP_REC} is time from $V_{OUT} < V_{IN} - 90\text{mV}$ until switch turns back on. Before measuring, first raise V_{OUT} higher than $V_{IN} + 300\text{mV}$.

17. t_{OCP} is time from $I_{OUT} > I_{OCP}$ until switch turns off.

Timing Diagrams




Figure 1. UVLO, Soft-Start and Turn-Off Timing Diagram




Figure 2. OVP Timing Diagram




Figure 3. "Ideal Diode" RCP Timing Diagram with Fast Recovery




Figure 4. OTP Timing Diagram










Figure 5. OCP and SCP Timing Diagram

Typical Characteristics

$C_{IN} = 10\mu F$, $C_{OUT} = 20\mu F$, and $T_A = +25^\circ C$ unless otherwise noted.




(continued next page)


Typical Characteristics (continued)

$C_{IN} = 10\mu F$, $C_{OUT} = 20\mu F$, and $T_A = +25^\circ C$ unless otherwise noted.


Enable, Soft-Start, Shutdown Response
(VIN = 20V)




Enable, Soft-Start, Shutdown Response
(VIN = 5V)




Enable, Soft-Start, Shutdown Response
(VIN = 20V, KTS1672B-1 I_{SINK} Mode)




Enable, Soft-Start, Shutdown Response
(VIN = 5V, KTS1672B-1 I_{SINK} Mode)



Heavy Load Soft-Start Response
(VIN = 5V, C_{OUT} = 1000μF)



Heavy Load Soft-Start Response
(VIN = 5V, C_{OUT} = 2000μF)




(continued next page)


Typical Characteristics

$C_{IN} = 10\mu F$, $C_{OUT} = 20\mu F$, and $T_A = +25^\circ C$ unless otherwise noted.


OVP Response
(VIN = 15V → 28V Short)




OVP Response
(VIN = 28V Short Removal → 15V)




RCP Response
(VIN = 5.1V, $R_{CABLE} = 200m\Omega$, Load = 5Ω, VOUT = 5V → 9V)




RCP Fast Recovery
(VIN = 5.1V, $R_{CABLE} = 200m\Omega$, Load = 5Ω, VOUT = 9V → 5V)



OCP Response
(VIN = 20V, VOUT = 20V → Short Circuit)





SCP Response with Auto - Retry
(VIN = 20V, VOUT = 20V → Short Circuit)



Typical Characteristics

$C_{IN} = 10\mu F$, $C_{OUT} = 20\mu F$, and $T_A = +25^\circ C$ unless otherwise noted.



Functional Block Diagram




Figure 6. Functional Block Diagram

Functional Description

The KTS1672 is a slew-rate controlled, 25mΩ (typ) low resistance MOSFET switch intended to be inserted between a power source and a load to isolate and protect against abnormal voltage and current conditions. Featuring slew-rate controlled soft-start and soft-start current limit to prevent excessive large inrush current, the KTS1672 also features several additional protection functions. These include input over-voltage protection, “ideal diode” reverse-current protection with fast recovery, output short-circuit protection, over-current protection, and over-temperature protection.

Operating from a wide input voltage range of 3V to 24V, the KTS1672 is optimized for USB Type-C Power Delivery (PD) current-sink applications that require essential protection and enhanced system reliability. While in the OFF state, the KTS1672 blocks voltages of up to 29V on the IN and OUT pins and prevents current flow. While in the ON state, the KTS1672 withstands voltages of up to 29V on the IN and OUT pins, passes valid input voltages and current from IN to OUT, and blocks reverse current from OUT to IN. Due to the ideal-diode behavior, two or more KTS1672 parts connected in “diode-OR” configuration can be used in parallel to support systems that may be charged or powered from multiple ports.

Enable Input

The KTS1672A has $\overline{\text{EN}}$ active-low input logic with internal $1\text{M}\Omega$ pull-down. The KTS1672B has EN active-high input logic. When disabled, the power switch is off and the IC is placed into low-power shutdown mode. When enabled, the protection circuits and the power switch are on. An 18ms de-bounce timer deploys before device turn-on and the soft-start ramp.

Under-Voltage Lockout (UVLO)

When $V_{\text{IN}} < V_{\text{UVLO}}$, the power switch is disabled. Once V_{IN} exceeds V_{UVLO} , the power switch is controlled by the enable pin and fault detection circuits.

Soft-Start (SS)

The internal soft-start function allows the KTS1672 to charge a total output capacitance of over $1000\mu\text{F}$ to 5V without excessive in-rush current. Soft-start controls the output voltage slew-rate ramp time. Use the below formula to calculate the current required to charge a combination of load current and output capacitance:

$$I_{\text{IN}_{\text{SS}}} = I_{\text{LOAD}} + C_{\text{OUT}} \left(\frac{V_{\text{IN}}}{t_{\text{R}}} \right)$$

where $t_{\text{R}} = 2.3\text{ms}$. In either case, the soft-start time is somewhat fast to reduce power dissipation in the KTS1672 during soft-start.

Note that in addition to the soft-start voltage ramp, the soft-start current limit is 2.6A (typ.) to prevent excessive heat when starting into an output short-circuit condition or a large total output capacitance. This current limit is turned off after 7ms. After an additional 3ms delay, if V_{OUT} is near V_{IN} , the $\overline{\text{ACOK}}$ or ACOK flag indicates a power good condition.

Over-Voltage Protection (OVP)

When logically enabled, the switch is normally on. However, if $V_{\text{IN}} > V_{\text{OVP}}$, the power switch is disabled due to an OVP fault. Once V_{IN} drops below V_{OVP} , no other fault is detected, and the enable logic is still valid, the power switch is re-enabled via the soft-start debounce and ramp time.

The OVLO pin is used to adjust the over-voltage threshold externally. The default internal over-voltage threshold is 24V when the OVLO pin is tied to GND. Biasing the OVLO pin with a resistive voltage divider adjusts the over voltage threshold from 4V to 24V as in the below formula:

$$V_{\text{OVP}} = V_{\text{OVLO}} \left(1 + \frac{R1}{R2} \right)$$

where $V_{\text{OVLO}} = 1.22\text{V}$. Connect R1 from IN to OVLO. Connect R2 from OVLO to ground.

“Ideal Diode” Reverse-Current Protection (RCP)

The KTS1672 offers reverse-current protection regardless of the enable logic level. When disabled, all current flow is blocked. When enabled, the RCP acts as a voltage droop regulator. Whenever the voltage on V_{OUT} is higher than V_{IN} minus 20mV, the RCP circuit reduces the MOSFET gate drive to try and maintain the regulated 20mV droop, thereby acting as an “ideal diode” with $V_{\text{f}} = 20\text{mV}$. See Figure 7. This control method blocks all reverse current. The RCP circuit makes it possible to connect two or more USB charging ports to a single battery charger IC input in a “diode-OR” configuration with autonomous reverse-current blocking. The KTS1672 includes a $15\mu\text{s}$ “fast recovery” when V_{OUT} falls back down below the “ideal diode” droop regulation point.




Figure 7. “Ideal Diode” Reverse-Current Protection V-I Curve

Over-Current Protection (OCP)

The KTS1672 includes output over-current protection (OCP) at 18A that protects the IC from damage when an over-current or short-circuit event suddenly appears. The OCP circuit quickly disables the power switch, so the current becomes zero. After an OCP event, if no other fault is detected, and the enable logic is still valid, the power switch is re-enabled via the soft-start debounce and ramp time.

Short-Circuit Protection (SCP)

The KTS1672 includes output short-circuit protection (SCP). If an SCP event occurs while the KTS1672 is already enabled and working, OCP is the first line of defense and responds very quickly. In this case, the current from C_{IN} through the switch to C_{OUT} increases very rapidly. For SCP events that do not reach OCP, if V_{OUT} droops significantly below V_{IN} , it is also detected as a soft-short event. In case of auto-retry or simply starting into a pre-existing SCP condition, the KTS1672 furthermore includes hard and soft SCP detection during soft-start if V_{OUT} is not ramping up. The KTS1672 remains undamaged during continuous SCP events.

Over-Temperature Protection (OTP)

When device junction temperature exceeds 145°C, the OTP circuit disables the power switch. Once the device junction temperature decreases below 130°C, if no other fault is detected, and the enable logic is still valid, the power switch is re-enabled via the soft-start debounce and ramp time.

Auto-Retry

For all fault conditions that cause the switch to open, the KTS1672 will auto-retry via the soft-start debounce and ramp time. If any fault or the same fault is detected again, the switch will open again, and auto-retry will repeat. This continues until the fault is removed (normal operation), or the device is logically disabled via the \overline{EN} or EN pin, or V_{IN} is removed (UVLO).

\overline{ACOK} or ACOK Output Flag

The \overline{ACOK} output is an open-drain output that requires an external pull-up resistor with recommended value in the 10kΩ to 200kΩ range. Connect \overline{ACOK} to GND or leave floating if unused. The ACOK output is an active-high, switch, connecting an internal pullup V_D source to the output pin. A pull-down resistor (>200kΩ) should be connected from the ACOK pin to GND. The \overline{ACOK} or ACOK pin indicates the fault status. When there is no fault (UVLO, OVP, OCP, SCP, and OTP are not triggered) and the power switch is ON, then the \overline{ACOK} flag is pulled low

or ACOK is pulled high to indicate the power is good. Otherwise, the $\overline{\text{ACOK}}$ flag is high impedance or ACOK flag is low. RCP is not classified as a fault condition.

Applications Information

Input Capacitor C_{IN} Section

For most applications, connect a 1 μ F to 10 μ F ceramic capacitor as close as possible to the device from IN to GND to minimize the effect of parasitic trace inductance. 35V or 50V rated capacitors with X5R or better dielectric are recommended. For optimal surge and ESD performance, 10 μ F is preferred.

Output Capacitor C_{OUT} Section

For most applications, connect from 10 μ F to 1000 μ F total capacitance to the output. Typical applications use 30 μ F to 100 μ F as needed for system load-transients. At minimum, connect a 10 μ F ceramic capacitor as close as possible to the device from OUT to GND to minimize the effect of parasitic trace inductance. 25V rated capacitors with X5R or better dielectric are recommended. Lower voltage ratings are acceptable when using the OVLO pin to set a lower over-voltage protection threshold.

TVS Selection

In order to prevent any unexpected ESD/Surge event damaging the OVP chip, a suitable uni-directional TVS must be carefully selected and used between IN(VBUS) pin and GND pin. First of all, the working voltage of TVS should be determined. A TVS with $V_{RWM} \geq 24V$ can be selected for 20V charging port. Secondly, it is necessary to meet the requirement of surge protection capability. According to IEC61000-4-5 8/20 μ s surge standard, if customer wants to select a TVS with the surge voltage rating of 100V, the TVS should meet the requirement of $I_{pp} \geq (100V - 30V) / 2\Omega = 35A$. When selecting the model of TVS, the maximum clamping voltage at desired IPP of the TVS should be below 34V. Too high clamping voltage of TVS will cause damage to the OVP chip.

Recommended PCB Layout

Good PCB thermal design is required to support heavy load currents. The KTS1672 EVB is designed to extend the fill area for the IN, OUT, and GND copper planes to about 4 square inches total area for increased thermal performance. Due to the number of bumps on IN and OUT, these two planes are especially important and should not be ignored. Adding back-side and/or buried-layer fill area with thermal vias also helps significantly.

Other than thermal concerns, the PCB layout for the KTS1672 is quite simple. Place the TVS, input and output capacitors near the IC. Connect the TVS, capacitor ground terminals together and to the GND pins using the top-side copper layer. Route the control signals on buried layers. For internally set 24V OVP, directly connect the OVLO pin to the adjacent GND pins.




Figure 8. Recommended PCB Layout

Safe Operating Area (SOA)

See Figure 9 and Figure 10 for the SOA of the KTS1672. SOA curves are normally associated with discrete MOSFETs (which are sometimes co-package with a controller IC). In these competing systems, precautions are necessary to stay within the SOA area. However, the KTS1672 is a monolithic IC with all the integrated protection features to automatically keep its operation within the SOA area. For example, it includes over-voltage protection (OVP) and over-current protection (OCP) with very fast response times. It also includes over-temperature protection (OTP) that is measured on the same monolithic die as the integrated power MOSFETs. Additionally, soft-start is controlled with a voltage ramp and current limit protection (Soft-Start CLP) to safely soft-start even in systems with very high capacitance at the output. Furthermore, the integrated control circuit and back-to-back MOSFET switch are optimized to work together as a system, including their tolerances over temperature and process corners.




Figure 9. Safe Operating Area (SOA) for $T_c = 25^\circ\text{C}$






Figure 10. Safe Operating Area (SOA) for $T_c = 80^\circ\text{C}$

Packaging Information

WLCSP43-12 (2.180mm x 1.640mm x 0.555mm)




Recommended Footprint



Packing Material Information


Reel Dimensions



Dimension	mm		
	Min.	Typ.	Max.
A	177	178	179
C	12.8	13.2	13.4
W1	9.0	9.0	10.0
W2	10.4	11.4	12.4

DWG-0282-01


Carrier Tape Dimensions



Dimension	mm		
	Min.	Typ.	Max.
A0	1.76	1.83	1.88
B0	2.32	2.37	2.42
K0	0.70	0.75	0.80
P0	3.90	4.00	4.10
P1	3.90	4.00	4.10
P2	1.95	2.00	2.05
D0	1.50	1.50	1.60
D1	0.50	—	—
E	1.65	1.75	1.85
F	3.45	3.50	3.55
10P0	39.8	40.0	40.2
W	7.90	8.00	8.30
T	0.15	0.20	0.25
θ	0°		5°
$\theta 2$	0°		5°

DWG-0281-01

Cover Tape Dimensions



Dimensions	Dimension	mm		
		Min.	Typ.	Max.
8mm	Tape Thickness	0.046	0.051	0.056
	Tape Width	5.4	5.5	5.6

DWG-0281-01

Kinetic Technologies cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Kinetic Technologies product. No intellectual property or circuit patent licenses are implied. Kinetic Technologies reserves the right to change the circuitry and specifications without notice at any time.