## High Efficiency 4-CH LED Backlight Driver with Dual LCD Bias Power

## Features

> Backlight LED Driver

- Wide input range: $2.9 \mathrm{~V} \sim 5.5 \mathrm{~V}$
- High efficiency step-up LED driver with 4-Ch current sinks, up to 32 V boost voltage.
- Up to $30 \mathrm{~mA} / \mathrm{Ch}$ in backlight mode
- $\pm 0.7 \%$ current matching at 20 mA
- $\pm 2.2 \%$ current accuracy at 20 mA
- ${ }^{2} \mathrm{C} / \mathrm{PWM}$ dual dimming control scheme
- High resolution $1^{2} \mathrm{C}$ 11-bit linear or exponential dimming
- Wide range PWM dimming
- 100 Hz to 100 kHz frequency
- $0.2 \%$ to $100 \%$ duty cycle at 20 kHz
- Programmable current sink turn on/off ramp time/shape and transition ramp up/down time
- Selectable boost switching frequency 1.0 MHz or 500 kHz with Auto-Frequency Mode supported
- Programmable input PWM hysteresis to minimize jitter at low PWM duty cycle
- Programmable OVP and current limitation
- LED open/short protection
> LCD Panel Bias
- Wide input range: $2.9 \mathrm{~V} \sim 5.5 \mathrm{~V}$
- Programmable dual output Bias regulator using a single inductor
- Programmable ramp time for OUTP and OUTN
- Charge pump PFM mode at light load
- LCD Bias efficiency: up to $85 \%$
- Wide dual output voltage range $\pm 4.0 \mathrm{~V}$ to $\pm 6.3 \mathrm{~V}$ ( $50 \mathrm{mV} /$ step) and output current up to 150 mA
- Ireg_out up to 300 mA at $\mathrm{V}_{\text {reg_out }}=6.0 \mathrm{~V}$, $\mathrm{V}_{\mathrm{In}}$ $\geqslant 3.0 \mathrm{~V}$
- Active output discharge function
- Current limitation and short protection
> Others
- System level input UVLO
- Thermal shutdown protection
- Low shutdown current $<1 \mu \mathrm{~A}$
- Flexible $\mathrm{I}^{2} \mathrm{C}$ interface
- Pb-free Packages: WLCSP-24
- RoHS and Green Compliant
- $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Temperature Range


## Applications

- Smartphone/Tablet Backlight


## Brief Description

KTZ8864A is the ideal power solution for LED backlighting and LCD bias power of small and medium size panels. It integrates a step-up converter for LED backlighting, a stepup converter with LDO and inverting charge pump for LCD bias power, resulting in a simpler and smaller solution with fewer external components. High switching frequency allows the use of a smaller inductor and capacitor. Its input operating range is from 2.9 V to 5.5 V , accommodating 1 cell lithium ion batteries or 5 V supply.

The LED driver's four regulated current sinks can regulate up to 30 mA with its maximum boost output voltage up to 32V. 11-bit linear or exponential Iled resolution can be obtained over $\mathrm{I}^{2} \mathrm{C}$ or PWM dimming. For additional flexibility, PWM dimming offers wide range frequency and duty cycle to support Content Adaptive Brightness Control (CABC)

The LCD bias power section includes a step-up converter, LDO and an inverting charge pump to generate dual outputs, OUTP and OUTN, whose voltages can be programmed via an $I^{2} C$ interface. By integrating synchronous rectification MOSFETs for the step-up converter and charge pump, the KTZ8864A maximizes conversion efficiency up to $85 \%$.
Various protection features are built into KTZ8864A, including inductor current limit protection, output short circuit protection, output over-voltage protection, LED fault (open or short) protection and thermal shutdown protection.

KTZ8864A is equipped with $1^{2} \mathrm{C}$ interface for various controls and status monitor.

KTZ8864A is available in a RoHS and Green compliant 24ball $1.72 \mathrm{~mm} \times 2.45 \mathrm{~mm} \times 0.62 \mathrm{~mm}$ WLCSP package.

Typical Application


## Pin Descriptions

| Pin \# | Name | Function |
| :---: | :---: | :--- |
| A1 | OUTN | Charge pump output pin of the negative power. Bypass with a 10 $\mu$ F ceramic capacitor to <br> PGND_CHP. |
| A2 | CFLY2 | Negative charge pump flying capacitor negative connection. |
| A3 | PGND_CHP | Power ground for negative charge pump. |
| A4 | CFLY1 | Negative charge pump flying capacitor pin positive connection. |
| B1 | VIN | Input supply pin for the IC, bypass with a 10 $\mu$ F ceramic capacitor to GND. |
| B2 | ENN | Enable pin for negative power (OUTN), 300K $\Omega$ pull down resistor to GND |
| B3 | ENP | Enable pin for positive power (OUTP), 300Kת pull down resistor to GND |
| B4 | OUTP | LDO output pin of the positive power, bypass with a 10 $\mu$ F ceramic capacitor. |
| C1 | S4 | Regulated output current sink \#4. |
| C2 | SCL | Clock of the I ${ }^{2}$ C interface. |
| C3 | SDA | Bi-directional data pin of the I ${ }^{2}$ C interface. |
| C4 | REG | LCD-Bias Boost converter output pin, bypass a 10 $\mu$ F ceramic capacitor to PGND_LCD |
| D1 | S3 | Regulated output current sink \#3. |
| D2 | PWM | PWM dimming input pin, 300k pull-down resistor at this pin to GND. |
| D3 | HWEN | Active high hardware enable pin, 400k $\Omega$ pull-down resistor to GND. |
| D4 | LX_LCD | Switching node of the LCD Bias boost converter. |
| E1 | S2 | Regulated output current sink \#2. |
| E2 | AGND | Analog ground pin. |
| E3 | PGND_LCD | Power ground for LCD Bias power supply boost converter. |
| E4 | PGND_BL | Power Ground for LED boost converter. |
| F1 | S1 | Regulated output current sink \#1. |
| F2 | VOUT | Output voltage sense pin of the step-up converter. |
| F3, F4 | LX_BL | Switching pin of the LED step-up converter. |

WLCSP46-24


## Absolute Maximum Ratings ${ }^{1}$

( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise noted)

| Symbol | Description | Value | Units |
| :---: | :--- | :---: | :---: |
| VIN | Input Voltage | -0.3 to 6 | V |
| LX_BL, VOUT | LED Backlight driver switching node and output node | -0.3 to 35 | V |
| S1, S2, S3, S4 | LED Backlight driver current sink | -0.3 to 32 | V |
| HWEN, SCL, SDA, PWM, |  |  |  |
| ENP, ENN |  |  |  | Control Pins $\quad-0.3$ to VIN+0.3 $\quad \mathrm{V}$.

## ESD Ratings

| Symbol | Description | Value | Units |
| :---: | :--- | :---: | :---: |
| VESD | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 | $\pm 2000$ | V |
|  | Charge device model (CDM), per JEDEC specification JESD22-C101 | $\pm 500$ | V |

## Thermal Capabilities ${ }^{2}$

| Symbol | Description | Value | Units |
| :---: | :--- | :---: | :---: |
| $\theta_{\mathrm{JA}}$ | Thermal Resistance - Junction to Ambient | 70.3 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{PD}_{\mathrm{D}}$ | Maximum Power Dissipation at $\mathrm{T}_{\mathrm{A}} \leq 25^{\circ} \mathrm{C}$ | 1778 | mW |
| $\Delta \mathrm{PD}_{\mathrm{D}} / \Delta \mathrm{T}$ | Derating Factor Above $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | -14.22 | $\mathrm{~mW} /{ }^{\circ} \mathrm{C}$ |

## Ordering Information

| Part Number | Marking $^{3}$ | Operating <br> Temperature | Package |
| :---: | :---: | :---: | :---: |
| KTZ8864AEJAA-TR | OJXXYYZZZZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | WLCSP- 24 |

[^0]
## Electrical Characteristics ${ }^{4}$

Unless otherwise noted, the Min and Max specs are applied over the full operation temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, while Typ values are specified at room temperature $\left(25^{\circ} \mathrm{C}\right)$. $\mathrm{V} \mathbb{I N}=3.6 \mathrm{~V}$.

| Symbol | Description | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IC Supply |  |  |  |  |  |  |
| Vin | Input operating range |  | 2.9 |  | 5.5 | V |
| UVLO | Input under voltage lockout | Rising edge |  | 2.45 | 2.65 | V |
| UVLOHYSt | UVLO hysteresis |  |  | 0.05 |  | V |
| lQ | IC standby current | HWEN = Vin, LCD Boost disabled, LED Boost and Current Sink disabled. |  | 1 | 7 | $\mu \mathrm{A}$ |
| ILCD_EN | Bias power no load current | LED Boost and Current Sink disabled. OUTP, OUTN enabled with no load. |  | 1.1 | 1.3 | mA |
| ISHDN | IC shutdown Vin current | HWEN = 0, ENP = ENN = GND |  | 1 | 3 | $\mu \mathrm{A}$ |
| Boost Converter for LED Backlight |  |  |  |  |  |  |
| Rds(on) | NMOS on-resistance | $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, \mathrm{ISW}=250 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 0.12 | 0.2 | 0.3 | $\Omega$ |
| ILim | Peak NMOS current limit | Reg $0 \times 11[1: 0]=00, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}$ | 1.02 | 1.2 | 1.38 | A |
|  |  | Reg $0 \times 11[1: 0]=01$, default, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}^{5}$ | 1.275 | 1.5 | 1.725 | A |
|  |  | Reg $0 \times 11[1: 0]=10, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}^{5}$ | 1.53 | 1.8 | 2.07 | A |
|  |  | Reg $0 \times 11[1: 0]=11, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}^{5}$ | 1.785 | 2.1 | 2.415 | A |
| Fsw | Oscillator frequency | Reg 0x03[7] $=0, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 0.45 | 0.5 | 0.55 | MHz |
|  |  | Reg 0x03[7] $=1$, default, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 0.9 | 1.0 | 1.1 | MHz |
| EFFLedbst | Boost Efficiency ${ }^{5}$ | $\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}$, $\operatorname{ILED}=5 \mathrm{~mA} / \mathrm{ch}, 4 \mathrm{P} 6 \mathrm{~S}$ LEDS, Typical application circuit. |  | 87 |  | \% |
| Dmax | Maximum duty cycle ${ }^{5}$ | Fsw $=1 \mathrm{MHz}$ | 90 | 94 |  | \% |
| Vovp | OVP threshold | Reg 0x02[7:5]=111, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}^{5}$ | 30.7 | 32 | 33.3 | V |
|  |  | Reg 0x02[7:5]=110, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}^{5}$ | 25.8 | 27 | 28.2 | V |
|  |  | Reg 0x02[7:5]=101, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}^{5}$ | 22 | 23 | 24 | V |
|  |  | Reg 0x02[7:5]=100, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}^{5}$ | 18.1 | 19 | 19.9 | V |
|  |  | Reg 0x02[7:5] $=011, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}$ | 27.8 | 29 | 30.2 | V |
|  |  | Reg 0x02[7:5] $=010, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 23.9 | 25 | 26.1 | V |
|  |  | Reg 0x02[7:5]=001, default, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 20.1 | 21 | 21.9 | V |
|  |  | Reg 0x02[7:5] $=000, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 16.2 | 17 | 17.8 | V |
|  | OVP hysteresis |  |  | 2 |  | V |
| Current Sink for LED Backlight |  |  |  |  |  |  |
| IsINK_ACC | Output current accuracy | Current setting $=30 \mathrm{~mA}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}$ | -2.0 |  | 2.0 | \% |
|  |  | Current setting $=20 \mathrm{~mA}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}$ | -2.2 |  | 2.2 | \% |
|  |  | Current setting $=1 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | -3.0 |  | 3.0 | \% |
| ISİn__match | Output current matching ${ }^{6}$ | Current setting $=30 \mathrm{~mA}, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}$ | -0.7 |  | 0.7 | \% |
|  |  | Current setting $=20 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | -0.7 |  | 0.7 | \% |
|  |  | Current setting $=1 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | -1.5 |  | 1.5 | \% |

[^1]
## Electrical Characteristics ${ }^{4}$

Unless otherwise noted, the Min and Max specs are applied over the full operation temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, while Typ values are specified at room temperature $\left(25^{\circ} \mathrm{C}\right)$. $\mathrm{V} \mathbb{I N}=3.6 \mathrm{~V}$.

| Symbol | Description | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {HR }}$ | Current sink head room voltage | $\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 0.45 |  | V |
| ILED_min | Minimum LED current per string | Linear or Exponential mapping |  | 60 |  | $\mu \mathrm{A}$ |
| Istep | LED step size ${ }^{5}$ | Exponential Mode |  | 0.3 |  | \% |
|  |  | Linear Mode |  | 14.63 |  | $\mu \mathrm{A}$ |
| Vsov | Current sink over voltage threshold ${ }^{5}$ |  | 5.4 | 6 | 6.6 | V |
| $\mathrm{T}_{\text {Fault }}$ | Current sink fault delay |  | 45 | 59 | 75 | ms |
| Boost Converter for LCD Power Bias |  |  |  |  |  |  |
| Vreg | LCD boost output voltage range |  | 4 |  | 6.6 | V |
|  | LCD boost output voltage step size ${ }^{5}$ |  |  | 50 |  | mV |
| IREG_LIM | Peak current limit | $\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 0.78 | 1.0 | 1.22 | A |
| Fsw | Oscillator frequency | Continuous Mode, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 1.7 | 2.0 | 2.3 | MHz |
| EFFLCDBSt | Efficiency ${ }^{5}$ | $\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}$, $\mathrm{V}_{\text {REG_OUT }}=5.9 \mathrm{~V}, 6 \mathrm{~mA}<$ lo $<300 \mathrm{~mA}$, Typical application circuit |  | 85 |  | \% |
| Ron_hs | High side FET on resistance | $\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 340 | 500 | $\mathrm{m} \Omega$ |
| Ron_ls | Low side FET on resistance | $\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 200 | 300 | $\mathrm{m} \Omega$ |
| VREG_PP | LCD boost output ripple ${ }^{5}$ | $\mathrm{lo}=5 \mathrm{~mA}$ and $50 \mathrm{~mA}, \mathrm{Co}=10 \mu \mathrm{~F}$ |  | 50 |  | m VPP |
| $V_{\text {REG Line }}$ transient | $V_{\text {REG }}$ line transient ${ }^{5}$ | Vin +500 mVp -p AC square wave, Tr $=100 \mathrm{mV} / \mathrm{\mu s}, 200 \mathrm{~Hz}, 12.5 \% \mathrm{DS}$ at $5 \mathrm{~mA}, \mathrm{I}_{\mathrm{LOAD}}=5 \mathrm{~mA}, \mathrm{C}_{\mathrm{IN}}=10 \mu \mathrm{~F}$ | -50 | $\pm 25$ | 50 | mV |
| Vreg_Load tRANSIENT | VREG load transient ${ }^{5}$ | 0 mA to 150 mA , tRISE/FALL $=100 \mathrm{~mA} / \mu \mathrm{s}$, $\mathrm{C}_{\mathrm{IN}}=10 \mu \mathrm{~F}$ | -170 |  | 170 | mV |
| $\mathrm{D}_{\text {max }}$ | Maximum duty cycle |  | 80 | 86 |  | \% |
| OUTP-Positive Output |  |  |  |  |  |  |
| OUTP | Positive output voltage range |  | 4.0 |  | 6.3 | V |
|  | Output voltage step size ${ }^{5}$ |  |  | 50 |  | mV |
|  | Output voltage accuracy | Voutp $=5.5 \mathrm{~V}$, no load | -1.5 |  | +1.5 | \% |
| loutp_max | Maximum output current | $\begin{aligned} & \mathrm{V}_{\text {REG }}=6.0 \mathrm{~V}, \mathrm{~V}_{\text {OUTP }}=5.5 \mathrm{~V}, \\ & \mathrm{~V}_{\text {IN }}=3.6 \mathrm{~V} \end{aligned}$ | 150 |  |  | mA |
| loutp_LIM | Positive output current | $\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ | 155 | 180 | 220 | mA |
| Voutp_line TRANSIENT | Voutp line transient ${ }^{5}$ | Vin +500 mVp -p AC square wave, Tr $=100 \mathrm{mV} / \mu \mathrm{s}, 200 \mathrm{~Hz}, 12.5 \% \mathrm{DS}$ at $25 \mathrm{~mA}, \mathrm{C}_{\mathrm{IN}}=10 \mu \mathrm{~F}$ | -50 |  | 50 | mV |
| Voutp_LOAD transient | Voutp load transient ${ }^{5}$ | Load current step 0 mA to 80 mA , $\text { Coutp }=10 \mu \mathrm{~F}$ | -50 |  | 50 | mV |
| Voutp_Loreg | Voutp LDO load regulation ${ }^{5}$ | $0 \leq$ lo $\leq$ loutp_Max |  |  | 65 | mV |
| Voutp_do | Voutp LDO dropout voltage ${ }^{5}$ | loutp $=$ loutp_Max, V ${ }_{\text {OUtP }}=5.5 \mathrm{~V}$ |  |  | 160 | mV |
| PSRRvoutp | Power supply rejection ratio(LDO VOUTP) ${ }^{5}$ | $\begin{aligned} & f=10 \mathrm{~Hz} \text { to } 500 \mathrm{kHz} \text { at } \mathrm{I}_{\mathrm{MAX}} / 2, \mathrm{~V}_{\text {REG }}- \\ & \text { Voutp } \geq 300 \mathrm{mV} \end{aligned}$ | 23 |  |  | dB |
| Toutp_ss | Startup time | $\mathrm{Co}=10 \mu \mathrm{~F}, \mathrm{~V} \text { OUTP }=5.75 \mathrm{~V},$ $\text { VOUTP_RAMP }=2 b^{\prime} 01$ |  | 456 |  | $\mu \mathrm{s}$ |
| Rpd_Outp | Output pulldown resistor in shutdown |  | 40 | 70 | 100 | $\Omega$ | technologies

## Electrical Characteristics ${ }^{4}$

Unless otherwise noted, the Min and Max specs are applied over the full operation temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, while Typ values are specified at room temperature $\left(25^{\circ} \mathrm{C}\right)$. $\mathrm{V} \operatorname{In}=3.6 \mathrm{~V}$.

| Symbol | Description | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OUTN-Negative Output |  |  |  |  |  |  |
| OUTN | Negative output voltage range |  | -6.3 |  | -4.0 | V |
|  | Output voltage step size ${ }^{5}$ |  |  | 50 |  | mV |
|  | Output voltage accuracy | Voutn $=-5.4 \mathrm{~V}$, no load | -1.5 |  | +1.5 | \% |
| loutn_max | Maximum output current ${ }^{5}$ | $\begin{aligned} & \hline \mathrm{V}_{\text {REG }}=6.0 \mathrm{~V}, \mathrm{~V}_{\text {outn }}=5.5 \mathrm{~V}, \\ & \mathrm{~V}_{\text {IN }}=3.6 \mathrm{~V} \\ & \hline \end{aligned}$ | 150 |  |  | mA |
| EFF\% ${ }_{\text {chp }}$ | Inverting charge pump efficiency ${ }^{5}$ | $\begin{aligned} & \mathrm{V}_{\text {REG }}=5.7 \mathrm{~V}, \text { Voutn }=-5.4 \mathrm{~V}, \\ & \text { loutd }>-5 \mathrm{~mA} \end{aligned}$ |  | 85 |  | \% |
| Voutn_pp | Inverting charge pump output ripple ${ }^{5}$ | $\mathrm{Io}=0 \mathrm{~mA}, \mathrm{Co}=10 \mu \mathrm{~F}$ |  |  | 80 | mV PP |
| Voutn_line transient | Voutn line transient ${ }^{5}$ | $\mathrm{V} \mathrm{IN}+500 \mathrm{mV} \mathrm{p}-\mathrm{p}$ AC square wave, $\mathrm{Tr}=100 \mathrm{mV} / \mu \mathrm{s}, 200 \mathrm{~Hz}, 12.5 \% \mathrm{DS}$ at $25 \mathrm{~mA}, \mathrm{C}_{\mathrm{IN}}=10 \mu \mathrm{~F}$ | -50 |  | 50 | mV |
| Voutn_Load transient | Voutn load transient ${ }^{5}$ | Load current step 0 to -50 mA , $\mathrm{t}_{\text {RISE/FaLL }}=1 \mu \mathrm{~s}$, Coutn $=10 \mu \mathrm{~F}$ |  |  | 120 | mV |
| Toutn_ss | Startup time | $\mathrm{Co}=10 \mu \mathrm{~F}, \mathrm{~V} \text { OUtN }=-5.75 \mathrm{~V},$ $\text { VOUTN_RAMP }=4 \mathrm{~b} \text { '0001 }$ |  | 912 |  | $\mu \mathrm{s}$ |
| Rpd_outn | Output pulldown resistor in shutdown |  |  | 22 | 35 | $\Omega$ |
| PWM INPUT ${ }^{5}$ |  |  |  |  |  |  |
| frwm_Input | PWM input frequency |  | 0.1 |  | 100 | kHz |
| tmin_on | Minimum pulse ON time |  |  | 150 |  | ns |
| tmin_off | Minimum pulse OFF time |  |  | 150 |  | ns |
| PWMres | PWM input resolution | 100 Hz < f fww $^{\text {< }} 10 \mathrm{KHz}$ |  | 11 |  | bit |
| $I^{2} \mathrm{C}$-Compatible Voltage Specifications (SCL, SDA, ENP, ENN, PWM, HWEN) |  |  |  |  |  |  |
| VIL | Input Logic Low Threshold |  |  |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{H}}$ | Input Logic High Threshold |  | 1.2 |  |  | V |
| VoL | SDA Output Logic Low ${ }^{5}$ | $\mathrm{ISDA}=3 \mathrm{~mA}$ |  |  | 0.4 | V |
| RPDhwen | Pulldown resistance on HWEN pin |  |  | 300 |  | $\mathrm{K} \Omega$ |
| RPD ${ }_{\text {pwm }}$ | Pulldown resistance on PWM pin |  |  | 300 |  | $\mathrm{K} \Omega$ |
| RPD ${ }_{\text {ENP }}$ | Pulldown resistance on ENP pin |  |  | 300 |  | $\mathrm{K} \Omega$ |
| RPD ${ }_{\text {enn }}$ | Pulldown resistance on ENN pin |  |  | 300 |  | $\mathrm{K} \Omega$ |

## Electrical Characteristics ${ }^{4}$

Unless otherwise noted, the Min and Max specs are applied over the full operation temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, while Typ values are specified at room temperature $\left(25^{\circ} \mathrm{C}\right)$. $\mathrm{V} \mathbb{I}=3.6 \mathrm{~V}$.

| Symbol | Description | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}^{2} \mathrm{C}$-Compatible Timing Specifications (SCL, SDA), see Figure $\mathbf{1}^{5}$ |  |  |  |  |  |  |
| tıow_scl | SCL low clock period |  | 1.25 |  |  | $\mu \mathrm{s}$ |
| thigh_SCL | SCL high clock period |  | 0.65 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{f}_{\mathrm{SCL}}$ | SCL clock frequency |  |  |  | 400 | kHz |
| tsu_dat | Data in setup time to SCL high |  | 100 |  |  | ns |
| tv_DAT | Data valid time |  |  |  | 0.45 | $\mu \mathrm{s}$ |
| thd_dat | Data out stable after SCL low |  | 0 |  |  | ns |
| tstart | SDA low setup time to SCL low (Start) |  | 100 |  |  | ns |
| tstop | SDA high hold time after SCL high (Stop) |  | 100 |  |  | ns |
| trise | SDA/SCL rise time | $\begin{aligned} & \text { VPULLUP }=1.8 \mathrm{~V}, \text { RPULLUP }=1 \mathrm{k} \Omega, \\ & \mathrm{C}_{\text {BUS }}=100 \mathrm{pF} \end{aligned}$ |  |  | 120 | ns |
| $\mathrm{t}_{\text {FALL }}$ | SDA/SCL fall time | $\begin{aligned} & \text { VPULLUP }=1.8 \mathrm{~V}, \text { RPuLLUP }=1 \mathrm{k} \Omega, \\ & \mathrm{C}_{\text {BUS }}=100 \mathrm{pF} \end{aligned}$ |  |  | 120 | ns |
| Thermal Shutdown ${ }^{5}$ |  |  |  |  |  |  |
| $\mathrm{T}_{\text {J-TH }}$ | IC thermal shutdown threshold |  |  | 150 |  | ${ }^{\circ} \mathrm{C}$ |
|  | IC thermal shutdown hysteresis |  |  | 15 |  | ${ }^{\circ} \mathrm{C}$ |



Figure 1. $I^{2} \mathrm{C}$ Compatible Interface Timing

## Typical Characteristics

LED Backlight
Vin $=3.6 \mathrm{~V}, 4 \mathrm{P} 7 \mathrm{~S}$ LEDs, $\operatorname{ILEd}=30 \mathrm{~mA}, \mathrm{~L}=4.7 \mu \mathrm{H}$ (TDK VLF504012MT-4R7M-CA), $\mathrm{C}_{\mathrm{IN}}=10 \mu \mathrm{~F}$, Cout $=1 \mu \mathrm{~F}, \mathrm{I}^{2} \mathrm{C}$ register default settings, Temp $=25^{\circ} \mathrm{C}$ unless otherwise specified.

LED Driver Efficiency vs. VIN (LLED $=30 \mathrm{~mA}$ )


Operating Current (Switching)


HWEN Logic Threshold Voltage


LED Driver Efficiency vs. IOUT


Switching Frequency vs. VIN


PWM Logic Threshold Voltage


## Typical Characteristics

$\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, 4 \mathrm{P} 7 \mathrm{~S}$ LEDs, $\mathrm{I}_{\text {LEd }}=30 \mathrm{~mA}, \mathrm{~L}=4.7 \mu \mathrm{H}$ (TDK VLF504012MT-4R7M-CA), $\mathrm{C}_{\mathrm{IN}}=10 \mu \mathrm{~F}$, Cout $=1 \mu \mathrm{~F}, \mathrm{I}^{2} \mathrm{C}$ register default settings, Temp $=25^{\circ} \mathrm{C}$ unless otherwise specified.

## LED Current vs. Current Ratio Code

(11 bits, Exponential)


LED Current vs. PWM Duty Cycle (20kHz)


## LED Current vs. Current Ratio Code

(11 bits, Linear)


LED Current Line Regulation


## Typical Characteristics

$\mathrm{V}_{\mathrm{IN}}=3.6 \mathrm{~V}, 4 \mathrm{P} 7 \mathrm{~S}$ LEDs, $\mathrm{I}_{\text {LEd }}=30 \mathrm{~mA}, \mathrm{~L}=4.7 \mu \mathrm{H}$ (TDK VLF504012MT-4R7M-CA), $\mathrm{C}_{\mathrm{IN}}=10 \mu \mathrm{~F}$, Cout $=1 \mu \mathrm{~F}, \mathrm{I}^{2} \mathrm{C}$ register default settings, Temp $=25^{\circ} \mathrm{C}$ unless otherwise specified.


Turn On by $\mathbf{I}^{2} \mathbf{C}$


Ramp Up/Down Exponential (256ms)


Turn Off by PWM


Turn Off by $\mathrm{I}^{2} \mathrm{C}$


Ramp Up/Down Linear (256ms)


## KTZ8864A

## Typical Characteristics

$\mathrm{V}_{\text {IN }}=3.6 \mathrm{~V}, 4 \mathrm{P} 7 \mathrm{~S}$ LEDs, $\mathrm{I}_{\text {LED }}=30 \mathrm{~mA}, \mathrm{~L}=4.7 \mu \mathrm{H}$ (TDK VLF504012MT-4R7M-CA), $\mathrm{C}_{\mathrm{IN}}=10 \mu \mathrm{~F}$, Cout $=1 \mu \mathrm{~F}, \mathrm{I}^{2} \mathrm{C}$ register default settings, Temp $=25^{\circ} \mathrm{C}$ unless otherwise specified.

$1 \mu \mathrm{~s} / \mathrm{div}$
Turn On with LED Open (OVP = 32V)


PWM Dimming (20kHz)

$40 \mu \mathrm{~s} / \mathrm{div}$

Turn On with LED Open (OVP = 21V)


## Typical Characteristics

## LCD Bias

 $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified. Default setting $\mathrm{V}_{\text {OUtP }} / \mathrm{V}_{\text {OUtN }}= \pm 5.5 \mathrm{~V}, \mathrm{~V}_{\text {REG }}=5.8 \mathrm{~V}$.


OUTP Line Regulation


OUTP Load Regulation


ENP/ENN Logic Threshold Voltage


OUTN Line Regulation


OUTN Load Regulation


## Typical Characteristics

$\mathrm{V}_{\mathrm{In}}=3.6 \mathrm{~V}, \mathrm{~L}=2.2 \mu \mathrm{H}$ (TOKO DFE201612P-2R2M=P2), $\mathrm{C}_{\mathrm{In}}=\mathrm{C}_{\text {reg }}=\mathrm{C}_{\text {pos }}=\mathrm{C}_{\text {neg }}=\mathrm{C}_{\text {fly }}=10 \mu \mathrm{~F}$, loutp $=-$ loutn $=40 \mathrm{~mA}$, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified. Default setting Voutp $/ \mathrm{V}_{\text {OUTN }}= \pm 5.5 \mathrm{~V}, \mathrm{~V}_{\text {REG }}=5.8 \mathrm{~V}$.


Steady-state Operation
(loutp $=$-loutn $=5 \mathrm{~mA}$ )


Load Transient
(5mA to 40 mA Step Load) (OUTN = No Load)



Steady-state Operation
(loutp $=$-loutn $=40 \mathrm{~mA}$ )

$20 \mu \mathrm{~s} / \mathrm{div}$

## Load Transient

(5mA to 40 mA Step Load) (OUTP = No Load)


## Functional Block Diagram



## Functional Description

## Overview

KTZ8864A is the ideal power solution for LED backlighting and LCD bias power of small and medium size panels. It integrates a step-up converter for LED backlighting, a step-up converter with LDO and inverting charge pump for LCD bias power, resulting in a simpler and smaller solution with fewer external components. High switching frequency allows the use of smaller inductors and capacitors. Its operating input ranges from 2.9 V to 5.5 V , accommodating 1 -cell lithium ion batteries or 5 V supply.

The LED driver's four regulated current sinks can regulate up to 30 mA in backlight mode with its maximum boost output voltage up to 32 V . 11 bit linear or exponential ILed resolution can be obtained over $\mathrm{I}^{2} \mathrm{C}$ or PWM diming. For additional flexibility, PWM dimming offers wide range frequency and duty cycle to support Content Adaptive Brightness Control (CABC).
The LCD bias power includes a step-up converter, LDO and an inverting charge pump to generate dual outputs, OUTP and OUTN, whose voltages can be programmed via an I² interface. By integrating synchronous rectification MOSFETs for the step-up converter and charge pump, the KTZ8864A maximizes conversion efficiency up to $85 \%$.
Various protection features are built into KTZ8864A, including inductor current limit protection, output short circuit protection, output over-voltage protection, LED fault (open or short) protection and thermal shutdown protection. KTZ8864A is equipped with $I^{2} \mathrm{C}$ interface for various controls and status monitor.

## Hardware Enable \& Standby Mode

KTZ8864A has a logic input HWEN pin to enable/disable the device. When HWEN is set low, the device goes into shutdown mode, all $I^{2} \mathrm{C}$ registers are reset to default, and the $\mathrm{I}^{2} \mathrm{C}$ interface is disabled. Under this condition, the device does not respond to any ${ }^{2} \mathrm{C}$ command. Even when SCL/SDA's pull up voltage is much less than VIN voltage, it will not cause any extra leakage current.
When HWEN is set high, the device goes into standby mode, the $I^{2} \mathrm{C}$ interface is enabled, and the device can respond to ${ }^{2} \mathrm{C}$ command. Under this condition, if SCL/SDA's pull up voltage is much less than VIN voltage, it can cause a small leakage current from VIN . For example, if $\mathrm{VIN}=4.2 \mathrm{~V}$ and SCL/SDA's pull up voltage is 1.8 V , there will be around $6.8 \mu \mathrm{~A}$ additional leakage current from VIN in this standby mode.

Based on HWEN's connection, there are two kinds of power-up sequences as below

- If HWEN is tied to VIN, once VIN goes above around 2.0V, HWEN should stay high for at least

TIZC_RESET $=150 \mu$ s time before any ${ }^{2} \mathrm{C}$ command can be accepted.

- If HWEN is driven by a GPIO, once HWEN goes from low to high, HWEN should stay high for at least $\mathrm{T}_{\text {I2C_RESET }}=150 \mu \mathrm{~s}$ time before receiving any $\mathrm{I}^{2} \mathrm{C}$ command.

Either HWEN input or ${ }^{2} \mathrm{C}$ command can be used to turn off the part, but there are some differences.

- If setting HWEN input low to turn off the part, the Iled will be turned off immediately without any ramp down control. After that, the $\mathrm{I}^{2} \mathrm{C}$ interface is disabled.
- If using an $I^{2} \mathrm{C}$ command to turn off backlight while keeping HWEN high, the Iled will have ramp down control. After the LED current ramp down is finished, the $\mathrm{I}^{2} \mathrm{C}$ interface is still alive waiting for new command.


## Backlight Boost

A step-up converter is used to generate high voltage for driving LED strings. An adaptive control method automatically adjusts output voltage by monitoring the headroom voltage of current sinks. In this way, KTZ8864A can offer much better efficiency. KTZ8864A Backlight Boost has three switching frequencies, $1.0 \mathrm{MHz}, 500 \mathrm{kHz}$, and 250 kHz , selected by setting register $0 \times 03$ bit [7] in combination with auto-frequency registers $0 \times 06$ and $0 \times 07$.

## Backlight Current Sink Setting

Each current sink can be enabled or disabled by register $0 \times 08$ bits [3:0]. They can be enabled by writing the backlight enable bit to HIGH in register $0 \times 08$ bit [4] after correctly setting of LED configuration and brightness. If a current sink is not used, connect its output to GND. During the startup, KTZ8864A will automatically detect and disable the corresponding channel.

## KTZ8864A

When PWM dimming is enabled and a non-zero PWM duty cycle is detected, the KTZ8864A multiplies the duty cycle with $I^{2} \mathrm{C}$ brightness settings. Figure 2 and Figure 3 describe the start-up timing for operation with $I^{2} \mathrm{C}$ controlled current and with PWM controlled current.


TIC_RESET
Figure 2. Enable of KTZ8864A via $I^{2} \mathrm{C}$


Figure 3. Enable of KTZ8864A via PWM

## Operating Mode Description

The KTZ8864A backlight can operate in different modes, see Table 1 below
Table 1. Backlight Operating Modes

| HWEN | $\begin{aligned} & \text { BL_EN } \\ & 0 \times 08[4] \end{aligned}$ | PWM INPUT |  | CURRENT SINKs ENABLEs 0x08[3:0] | $\begin{aligned} & \text { PWM_EN } \\ & 0 \times 02[0] \end{aligned}$ | FEEDBACK DISABLEs 0x10[6:3] | MAPPING MODE 0x02[3] | ACTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | X | X | X | X | X | X | X | Shutdown |
| 1 | 0 | X | X | X | X | X | X | Standby ${ }^{7}$ |
| 1 | 1 | X | 0x000 | 0000 | X | X | X | Standby ${ }^{7}$ |
| 1 | 1 | X | $\geq 0 \times 001$ | $\geq 0001$ | 0 | <1111 | $\begin{gathered} 0=\text { Exp. Mode } \\ 1=\text { Lin. Mode } \end{gathered}$ | -Backlight boost enabled -Selected current $\operatorname{sink}(s)$ enabled $-1^{2} \mathrm{C}$ control only |
| 1 | 1 | Duty = 0 | X | $\geq 0001$ | 1 | <1111 | X | Standby ${ }^{7}$ |
| 1 | 1 | Duty > 0 | $\geq 0 \times 001$ | $\geq 0001$ | 1 | <1111 | $\begin{gathered} 0=\text { Exp. Mode } \\ 1=\text { Lin. Mode } \end{gathered}$ | -Backlight boost enabled -Selected current $\operatorname{sink}(s)$ enabled $-I^{2} \mathrm{C} \times \mathrm{PWM}$ control |
| 1 | 1 | Duty > 0 | $\geq 0 \times 001$ | $\geq 0001$ | 1 | 1111 | $\begin{gathered} 0=\text { Exp. Mode } \\ 1=\text { Lin. Mode } \end{gathered}$ | -Backlight boost disabled -Selected current $\operatorname{sink}(\mathrm{s})$ enabled $-I^{2} \mathrm{C} \times \mathrm{PWM}$ control |

[^2]
## Backlight LED Current

The LED current is always a DC current (not PWM). It can be programmed for either exponential mapping mode or linear mapping mode by Register 0x02 bit [3]. These two modes determine the transfer characteristic of dimming code to LED current. It also has 11-bit control, including the 8-bit MSBs from register 0x05 bits [7:0] and the 3 -bit LSBs from register $0 \times 04$ bits [2:0]. If only 8 -bit dimming is needed, the 3-bit LSBs should be kept as '111' while the 8 -bit MSBs are programmed. If 11-bit dimming ratio is needed, the 3 -bit LSBs should be programmed first, then the 8-bit MSBs are programmed. Only programming the 3-bit LSBs doesn't change the current ratio until the 8-bit MSBs are programmed.

In linear mapping 8-bit dimming mode, the LED current per channel can be calculated as:

$$
I_{L E D_{-} B L}=I_{L E D \_F S} * D_{P W M} *\left(\frac{3}{2050}+\frac{\text { Code } * 8+7}{2050}\right), \quad(\text { Code }=0 \sim 255)
$$

where lled_fs is the backlight full-scale LED current which is programmed by $0 \times 15$ bits [7:3], ranges from 5.2 mA to 30 mA with 0.8 mA step, Dpwм is the input PWM duty cycle if PWM dimming is enabled, otherwise Dpwm $=1$.

In linear mapping 11-bit dimming mode, the LED current per channel can be calculated as:

$$
I_{L E D_{-} B L}=I_{L E D_{-} F S} * D_{P W M} *\left(\frac{3}{2050}+\frac{\text { Code }}{2050}\right), \quad(\text { Code }=1 \sim 2047)
$$

For linear mapping 11-bit dimming's Code 0 , current sink and boost converter will be disabled, LED will be turned off.

In exponential mapping 8-bit dimming mode, the LED current per channel can be calculated as:

$$
I_{L E D_{-} B L}=I_{L E D_{-} F S} * D_{P W M} * \frac{1.003040572^{(\text {Code } * 8+7)}}{500}(\text { Code }=0 \sim 255)
$$

In exponential mapping 11-bit dimming mode, the LED current per channel can be calculated as:

$$
I_{L E D_{-} B L}=I_{L E D_{-} F S} * D_{P W M} * \frac{1.003040572^{\text {Code }}}{500} \quad(\text { Code }=1 \sim 2047)
$$

For exponential mapping 11-bit dimming's Code 0 , current sink and boost converter will be disabled, LED will be turned off.

## Backlight Brightness Control Mode

KTZ8864A has two brightness control mode, $I^{2} \mathrm{C}$ Only Mode and $\mathrm{I}^{2} \mathrm{C} \times \mathrm{PWM}$ Mode, see Figure 4. In $\mathrm{I}^{2} \mathrm{C}$ Only Mode, register 0x02's bit [0] PWM_ENABLE should be set to "0", the LED brightness is controlled by registers $0 \times 04$ and $0 \times 05$. In $I^{2} \mathrm{C} \times \mathrm{PWM}$ Mode, register $0 \times 02$ 's bit [0] PWM_ENABLE should be set to " 1 ", the LED brightness will be controlled by $\mathrm{I}^{2} \mathrm{C}$ code and PWM duty together.

If the LED current is changed from one value to the other by ${ }^{2} \mathrm{C}$ dimming Register $0 \times 04$ and Register $0 \times 05$, the ramp time can help LED current transit smoothly from one brightness level to next one. Ramp time can be adjusted from $1 \mu$ s to 640 ms via $0 \times 03$ 's bits [6:3]. Ramp time applies both to ramp up and ramp down, it remains same regardless the amount of change in brightness.


Figure 4. $1^{2} \mathrm{C}$ and PWM Dimming Scheme

## Backlight PWM Dimming

In backlight $I^{2} \mathrm{C} \times$ PWM Mode, the input PWM duty cycle is converted internally to produce a DC output sink current (not pulsing). When PWM is enabled, it can be programmed as either active high or active low by register $0 \times 02$ 's bit [2], with active high as default. When PWM dimming is enabled, KTZ8864A uses internal 20 MHz sampling clock to detect the PWM duty cycle. It is recommended to have the minimum PWM on time as $0.1 \mu \mathrm{~s}$. For the example of 20 kHz dimming frequency, the PWM duty cycle range can be $0.2 \% \sim 100 \%$. The PWM dimming frequency range can be as wide as 100 Hz to 100 kHz .

## PWM Dimming Step Response and Timeout

If the LED current is changed from one value to the other by PWM dimming duty cycle, the transition ramp up/down time can be programmed by Register $0 \times 15$ bits [2:0]. For this transition ramp, its slope is fixed, so the final transition ramp time is dependent on the change amount of the PWM duty cycle.

The KTZ8864A PWM timeout feature turns off the boost output when the PWM is enabled and there is no PWM pulse detected.

## PWM to Digital Code Readback

In $I^{2} C \times P W M$ control mode, registers $0 \times 12$ and $0 \times 13$ contain the PWM duty cycle to the 11 -bit code conversion information. Register $0 \times 12$ contains the 8 LSBs of the brightness code and register $0 \times 13$ the 3 MSBs. They are suggested to be read out in successive way to make sure the PWM duty result is correct. Too long delay between reading them may cause incorrect returned result, since input PWM duty may change during the delay time. To translate this reading to the actual LED current setting of the KTZ8864A, convert it to the corresponding duty cycle and multiply it by the brightness level setting in the brightness registers ( $0 \times 04$ and $0 \times 05$ ).

## Backlight PWM Hysteresis

In backlight mode, if PWM dimming frequency is high and PWM dimming duty cycle is low, even the internal fast 20 MHz sampling clock's sampling error can be sufficient to cause the output LED current jitter. KTZ8864A implements PWM hysteresis control to minimize the jitter. It can be programmed by register $0 \times 03$ bits [2:0]. The input PWM duty cycle is converted to an internal 11-bit digital value, this PWM hysteresis decides how many LSBs of this 11-bit digital value is changed before the output LED current can follow the change. When PWM duty cycle changes in the same direction, no hysteresis exists. Only when the PWM duty cycle's change starts to go in different direction, does the hysteresis starts to take effect, and only when the change is larger or equal to the number of LSBs programmed, the output LED current starts to follow the change. Table 2 shows the relationship between the minimum LSB(s) and the PWM duty cycle hysteresis. Table 3 summarizes register $0 \times 03$ bits [2:0]'s minimum setting to prevent jitter under different input PWM frequency conditions. The drawback of setting PWM hysteresis too high is that the output current becomes less accurate due to the hysteresis.

Table 2. PWM Hysteresis

| PWM Register <br> Ox03 Bits [2:0] | Minimum <br> LSB(s) | PWM Duty <br> Cycle <br> Hysteresis |
| :---: | :---: | :---: |
| 000 | 0 | $0 / 2047=0 \%$ |
| 001 | 2 | $2 / 2047=0.10 \%$ |
| 010 | 4 | $4 / 2047=0.20 \%$ |
| 011 | 6 | $6 / 2047=0.29 \%$ |
| 100 | 8 | $8 / 2047=0.39 \%$ |
| 101 | 10 | $10 / 2047=0.48 \%$ |
| 110 | 12 | $12 / 2047=0.59 \%$ |
| 111 | 14 | $14 / 2047=0.68 \%$ |

Table 3. Register 0x03 Bits [2:0]'s Minimum Setting

| PWM Dimming <br> Frequency (kHz) | Sampling Error | Register 0x03 Bits [1:0]'s <br> Minimum Setting to Prevent Jitter |
| :---: | :---: | :---: |
| 0.1 | $0.0005 \%$ | 001 |
| 1 | $0.005 \%$ | 001 |
| 5 | $0.025 \%$ | 001 |
| 10 | $0.05 \%$ | 001 |
| 20 | $0.1 \%$ | 010 |
| 40 | $0.2 \%$ | 011 |
| 100 | $0.5 \%$ | 110 |

## Turn On/Off Ramp

When backlight mode is enabled from standby mode or disabled to standby mode, the LED current waveform's turn on/off time is controlled by Turn On/Off Ramp Register 0x14 bits [7:4] and bits [3:0] respectively. The 16 options range from $512 \mu \mathrm{~s}$ to 16384 ms , with 8 ms as default. The shape of the turn on/off ramp in backlight mode can also be programmed as exponential or linear through the Register 0x8 bit [5], with exponential as default.

## Auto Frequency Mode

KTZ8864A can automatically adjust the backlight boost switching frequency based on the programmed LED current for optimizing the conversion efficiency. Auto-Frequency Mode is configured by AUTOF_LOW $0 \times 06$ and AUTOF_HIGH $0 \times 07$. $0 \times 06$ sets the low threshold between 250 KHz and 500 KHz , while $0 \times 07$ sets the high threshold between 500 KHz and 1 MHz . Both $0 \times 06$ and $0 \times 07$ take an 8 -bit code which is compared against the 8 MSB of the brightness register $0 \times 05$. For 250 kHz , it can only access by auto frequency mode and max duty ratio is $50 \%$. Table 4 details the boundaries for this mode.

Table 4. Auto Switching Frequency Operation

| Brightness Code MSBs (Register 0x05[7:0]) | Boost Switching Frequency |
| :--- | :---: |
| SAuto Frequency Low Threshold (register 0x06) | 250 KHz |
| $>$ Auto Frequency Low Threshold (register 0x06) \& | 500 KHz |
| $\leq$ Auto Frequency High Threshold (register 0x07) | 1 MHz |
| $>$ Auto Frequency High Threshold (register 0x07) |  |

By writing any non-zero code into $0 \times 06$ or $0 \times 07$ will enable Auto-Frequency Mode. Writing " 0 " into both $0 \times 06$ and $0 \times 07$ will disable Auto-Frequency Mode, the switching frequency will follow register $0 \times 03$ bit [7]) across the entire LED current range. Table 5 provides a guideline for selecting the auto frequency high/low threshold at $\mathrm{V} / \mathrm{N}=3.7 \mathrm{~V}$. The actual setting must be verified in the application and optimized for the desired input voltage.

## Table 5. Auto Frequency Threshold Setting Example

| $\begin{gathered} \text { Condition } \\ (\mathrm{Vf}=3.3 \mathrm{~V} @ \mathrm{lLED}=30 \mathrm{~mA}) \end{gathered}$ | Inductor ( $\mu \mathrm{H}$ ) | Recommend Auto Frequency High Threshold | Recommend Auto Frequency Low Threshold |
| :---: | :---: | :---: | :---: |
| $2 \times 4$ LEDs | 10 | 0x65 (12mA) | 0x43 (8mA) |
| $2 \times 5$ LEDs | 10 | $0 \times 5 \mathrm{C}$ (11mA) | $0 \times 42$ (7.9mA) |
| $2 \times 6$ LEDs | 10 | 0x54 (10mA) | $0 \times 3 \mathrm{~F}$ ( 7.5 mA ) |
| $2 \times 7$ LEDs | 10 | 0x4F (9.4mA) | $0 \times 36$ (6.5mA) |
| $2 \times 8$ LEDs | 10 | 0x65 (12mA) | $0 \times 3 \mathrm{~F}$ (7.5mA) |
| $3 \times 4$ LEDs | 10 | 0x4C (9mA) | $0 \times 2 \mathrm{~A}$ ( 5.1 mA ) |
| $3 \times 5$ LEDs | 10 | 0x43 (8mA) | $0 \times 28$ (4.8mA) |
| $3 \times 6$ LEDs | 10 | $0 \times 3 \mathrm{~B}$ (7mA) | $0 \times 27$ (4.7mA) |
| $3 \times 7$ LEDs | 10 | $0 \times 35$ (6.4mA) | $0 \times 26$ (4.6mA) |
| $3 \times 8$ LEDs | 10 | 0x43 (8mA) | $0 \times 25$ (4.5mA) |
| $4 \times 4$ LEDs | 10 | $0 \times 5 \mathrm{C}$ (11mA) | 0x2B ( 5.2 mA ) |
| $4 \times 5$ LEDs | 10 | 0x50 (9.5mA) | $0 \times 28$ (4.8mA) |
| $4 \times 6$ LEDs | 10 | $0 \times 50$ (9.5mA) | $0 \times 28$ (4.8mA) |

## LED Fault Protection

Each current sink is protected against LED short or open conditions. The outcome of LED short event depends on the setting of LED_SHORT_MODE bit in register $0 \times 10$. If it is ' 1 ' and LED short circuit condition arises, the current sink continues to regulate until $\mathrm{V}_{\text {sink }}>\mathrm{V}$ sov. When any sink node voltage goes above V sov ( 6 V ) for more than 59 ms (typ.), LED_SHORT flag will be set in 0x0F and that channel's current sink will be turned off, and the other channel(s) will continue to work if they don't trigger this fault condition. If it is ' 0 ', the LED_SHORT flag will be set in $0 \times 0 \mathrm{~F}$ when $\mathrm{V}_{\text {sink }}>\mathrm{V}_{\text {sov }}$ more than 59ms(typ.) is detected, but KTZ8864A will keep working as usual without turning off the shorted channel's current sink until it reaches thermal shutdown.
In case of an LED failing open, the current sink voltage of the failed string will go close to ground and dominate the boost converter control loop. As a result, the output voltage will increase until it reaches the over-voltage threshold set by register 0x02. Once an OVP event has been detected, the boost will stop switching and the BL_OVP flag will be set in register 0x0F. The outcome of OVP event depends on the setting of OVP_MODE bit in register $0 \times 02$. If OVP_MODE is set to 0 , the LED open channel will not be disabled, as soon as VBL_Out falls below the backlight OV $\bar{P}$ threshold, the KTZ8864A begins switching again, so that VBL_out will be kept close to OVP threshold. Once the opened channel resumes to connected later, its LED current will resume and Vbl_out will go back to normal level. If OVP_MODE is set to 1 , once the over-voltage incident is triggered, the BL_OVP flag is set in register $0 \times 0 \mathrm{~F}$. Any of the enabled current sink headroom voltage drops below 150 mV will be disabled. Then the output voltage of the boost converter will go back to normal level. During the entire process, the rest of the LED string (healthy LED string) would continue in normal operation. Even if the open channel is reconnected later, its LED current will not resume until toggling HWEN or sending software reset command or resetting backlight mode.

In case where all LED channels are open, once the output voltage of the boost converter reaches the overvoltage threshold, all the current sinks will be disabled internally and the boost converter will stop switching. User needs to restart the IC by toggling HWEN or sending software reset command or resetting backlight mode.

## Backlight Over Current Protection

The KTZ8864A has 4 different OCP thresholds ( $1200 \mathrm{~mA}, 1500 \mathrm{~mA}, 1800 \mathrm{~mA}$, and 2100 mA ) chosen by register $0 \times 11$ bits [1:0]. It is a cycle-by-cycle current limit by detecting low side power FET current. Once the threshold is trigged, the low side power FET will be turned off immediately for the rest of the switching cycle time. If enough overcurrent threshold events occur, the BL_OCP Flag (register 0x0F, bit [0]) will be set.

## LCD Bias Boost Converter

REG pin is the output of a high efficiency boost which is used to generate OUTP and OUTN power rails. REG boost ranges from 4 V to 6.6 V with 50 mV step size. OUTP is generated by an LDO whose input is REG pin. OUTP ranges from 4 V to 6.3 V with 50 mV step size and supports up to 150 mA output current. OUTN is generated
by an inverting charge pump whose input is REG pin. OUTN ranges from -6.3 V to -4 V with 50 mV step size and supports up to 150 mA output current. Refer to $0 \times 0 \mathrm{C}, 0 \mathrm{xOD}, 0 \times 0 \mathrm{E}$ for the settings of REG, OUTP and OUTN.

For proper operation, REG voltage is suggested to be $R E G=M A X(O U T P,|O U T N|)+V_{H R}$, where $V_{H R} \geq 200 \mathrm{mV}$ for lower currents and $V_{H R} \geq 300 \mathrm{mV}$ for higher currents ${ }^{8}$.

OUTP and OUTN voltage settings can be changed while they are enabled, but user must re-write $0 \times 09$ to get new settings taking effect. The REG voltage changes immediately upon a register write. The LCD Bias outputs can be turned on/off either by ENP and ENN pins or by $0 x 09$ register bits [2:1]. EXT_EN bit in $0 x 09$ is used to select on/off is controlled by external pins or internal register bits. Refer to Table 6 for detailed information.

Table 6. LCD Bias Power Operating Mode

| HWEN | ENN | ENP | $\begin{gathered} \text { LCD_EN_MODE } \\ 0 \times 09[7] \end{gathered}$ | $\begin{gathered} \text { OUTP_EN } \\ \text { Ox09[2] } \\ \hline \end{gathered}$ | $\begin{gathered} \text { OUTN_EN } \\ 0 \times 09[1] \end{gathered}$ | $\begin{gathered} \text { EXT_EN } \\ 0 \times 09[0] \end{gathered}$ | ACTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | X | X | X | X | X | X | Device shutdown |
| 1 | 0 | 0 | 0 | X | X | 1 | Standby ${ }^{9}$ |
| 1 | X | X | 1 | 0 | 0 | 0 | Standby ${ }^{9}$ |
| 1 | 0 | 1 | 1 | X | X | 1 | $V_{\text {ourp }}$ enabled via external input |
| 1 | 1 | 0 | 1 | X | X | 1 | $V_{\text {ourn }}$ enabled via external input |
| 1 | 1 | 1 | 1 | X | X | 1 | $V_{\text {outp }}$ and $V_{\text {outn }}$ enabled via external Input |
| 1 | X | X | 1 | 1 | 0 | 0 | $V_{\text {ourp }}$ enabled via ${ }^{2} \mathrm{C}$ |
| 1 | X | X | 1 | 0 | 1 | 0 | Voutn enabled via ${ }^{2} \mathrm{C}$ C |
| 1 | X | X | 1 | 1 | 1 | 0 | $V_{\text {outp }}$ and $\mathrm{V}_{\text {outs }}$ enabled via ${ }^{\text {L }} \mathrm{C}$ |

## Fast Discharge

KTZ8864A has internal switch resistance for discharging OUTP and OUTN when device is shutdown. The OUTP discharge function is enabled with register 0x09 bit [4] and the OUTN discharge is enabled with register 0x09 bit [3].

## OUTP Short Circuit Protection

If output current of OUTP is greater than 180mA (typical), the OUTP_SHORT flag will be set in register 0x0F. A $I^{2} \mathrm{C}$ readback is required to clear the flag. The outcome of an OUTP_SHORT detection depends on the setting of register $0 \times 0$ A bits [7:6], including report-only flag, shutdown OUTP/OUTN, and shutdown OUTP/OUTN and backlight. KTZ8864A provides four level short circuit detection filter: $100 \mu \mathrm{~s}, 500 \mu \mathrm{~s}, 1 \mathrm{~ms}$, and 2 ms by register 0x0B bits [3:2] to avoid false trigger problems.

## Soft Reset

All the $I^{2} \mathrm{C}$ registers can be reset to their default settings by writing ' 1 ' to the SOFTWARE_RESET bit in Register $0 x 08$, this bit will be reset to ' 0 ' automatically after the software reset.

## UVLO

Under voltage lock-out (UVLO) featured is included to monitor the input voltage VIN. Once VIN drops below UVLO falling threshold, the current sinks are disabled and the boost converters stop switching. After VIN increases above UVLO rising threshold, the boost converters and the current sinks will resume to their previous setting.

[^3]
## KTZ8864A

## Thermal Shutdown

The KTZ8864A has Thermal Shutdown Protection which will turn off the backlight boost, all current sinks, LCD bias boost, inverting charge pump, and the LDO when the die temperature reaches or exceeds $150^{\circ} \mathrm{C}$ (typ). The ${ }^{2} \mathrm{C}$ access is still available during Thermal Shutdown event, but TSD flag will be set in register $0 \times 0 \mathrm{~F}$, this bit is real time reflection of TSD. When TSD is gone, the bit will be reset back to 0 automatically.

## Device Functional Modes

Shutdown: The KTZ8864A is in shutdown when the HWEN pin is low. $I^{2} \mathrm{C}$ writes are not recognized in shutdown.
Standby: After the HWEN pin is set high the KTZ8864A goes into standby mode. In standby mode, $\mathrm{I}^{2} \mathrm{C}$ writes are allowed but references, bias currents, the oscillator, LCD Bias, and backlight are all disabled to keep the quiescent supply current low.
Normal mode: Each of the main blocks of the KTZ8864A are independently controlled. For details on how to control each mode, see Tables 1 and 6 .

## Application Information

## $I^{2} \mathrm{C}$ Serial Data Bus

KTZ8864A supports the $I^{2} \mathrm{C}$ bus protocol. A device that sends data onto the bus is defined as a transmitter and a device receiving data as a receiver. The device that controls the bus is called a master, whereas the devices controlled by the master are known as slaves. A master device must generate the serial clock (SCL), control bus access and generate START and STOP conditions to control the bus. KTZ8864A operates as a slave on the $I^{2} \mathrm{C}$ bus. Within the bus specifications a standard mode ( 100 kHz maximum clock rate) and a fast mode ( 400 kHz maximum clock rate) are defined. KTZ8864A works in both modes. Connections to the bus are made through the open-drain I/O lines SDA and SCL.
The following bus protocol has been defined in Figure 5:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is high are interpreted as control signals.
Accordingly, the following bus conditions have been defined:


## Bus Not Busy

Both data and clock lines remain HIGH.

## Start Data Transfer

A change in the state of the data line, from HIGH to LOW, while the clock is HIGH, defines a START condition.

## Stop Data Transfer

A change in the state of the data line, from LOW to HIGH, while the clock line is HIGH, defines the STOP condition.

## Data Valid

The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal. The data on the line must be changed during the LOW period of the clock signal. There is one clock pulse per bit of data.
Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of data bytes transferred between START and STOP conditions are not limited and are determined by the master device. The information is transferred byte-wise and each receiver acknowledges with a ninth bit.

## Acknowledge

Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse that is associated with this acknowledge bit.
A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge-related clock pulse. Setup and hold times must also be taken into account.


Figure 5. Data Transfer on $\mathrm{I}^{2} \mathrm{C}$ Serial Bus
KTZ8864A 7-bit slave device address is 0010001 binary ( $0 \times 11 \mathrm{~h}$ ).

There are two kinds of $\mathrm{I}^{2} \mathrm{C}$ data transfer cycles: write cycle and read cycle.

## $I^{2} \mathrm{C}$ Write Cycle

For $1^{2} C$ write cycle, data is transferred from a master to a slave. The first byte transmitted is the 7 -bit slave address plus one bit of ' 0 ' for write. Next follows a number of data bytes. The slave returns an acknowledge bit after each received byte. Data is transferred with the most significant bit (MSB) first. Figure 6 shows the sequence of the $\mathrm{I}^{2} \mathrm{C}$ write cycle.


Figure 6. ${ }^{2}{ }^{2}$ C Write Cycle
${ }^{1}$ ² Write Cycle Steps:

- Master generates start condition.
- Master sends 7-bit slave address (0010001 for KTZ8864A) and 1-bit data direction '0’ for write.
- Slave sends acknowledge if the slave address is matched.
- Master sends 8 -bit register address.
- Slave sends acknowledge.
- Master sends 8-bit data for that addressed register.
- Slave sends acknowledge.
- If master sends more data bytes, the register address will be incremented by one after each acknowledge.
- Master generate stop condition to finish the write cycle.
$I^{2} \mathrm{C}$ Read Cycle
For $I^{2} \mathrm{C}$ read cycle, data is transferred from a slave to a master. But to start the read cycle, master needs to write the register address first to define which register data to read. Figure 7 shows the steps of the $1^{2} \mathrm{C}$ read cycle.


| $\square$ | From Master to Slave | S = Start <br> Rs $~=~ R e p e a t e d ~ S t a r t ~$ |
| :--- | :--- | :--- |
|  | $A=$ Acknowledge (SDA Low) |  |
|  |  | $A^{*}=$ No Acknowledge (SDA High) |
| $\square$ | From Slave to Master |  |

Figure 7. ${ }^{2}$ C Read Cycle
${ }^{1} 2 \mathrm{C}$ Read Cycle Steps:

- Master generates start condition.
- Master sends 7 -bit slave address (0010001 for KTZ8864A) and 1-bit data direction '0’ for write.
- Slave sends acknowledge if the slave address is matched.
- Master sends 8 -bit register address.
- Slave sends acknowledge.
- Master generates repeated start condition.
- Master sends 7-bit slave address (0010001 for KTZ8864A) and 1-bit data direction '1' for read.
- Slave sends acknowledge if the slave address is matched.
- Slave sends the data byte of that addressed register.
- If master sends acknowledge, the register address will be incremented by one after each acknowledge and the slave will continue to send the data for the updated addressed register.
- If master sends no acknowledge, the slave will stop sending the data.
- Master generate stop condition to finish the read cycle.


## $I^{2}$ C Register Map

Table 7 summarizes KTZ8864A's $21 I^{2} \mathrm{C}$ registers, their read/write settings and default values. They can be reset to default values by VIN power on reset, toggling HWEN or ${ }^{2} \mathrm{C}$ software reset.
Table 7. ${ }^{2}$ C Register Map

| Register Name | Address (Hex) | R/W | Default Value |
| :--- | :---: | :---: | :---: |
| REV | $0 \times 01$ | R | xxxxxx10 |
| BL_CFG1 | $0 \times 02$ | R/W | $0 \times 28$ |
| BL_CFG2 | $0 \times 03$ | R/W | $0 \times 8 \mathrm{D}$ |
| BL_BRT_LSB | $0 \times 04$ | R/W | $0 \times 07$ |
| BL_BRT_MSB | $0 \times 05$ | R/W | $0 \times F F$ |
| BL_AUTOF_LOW | $0 \times 06$ | R/W | $0 \times 00$ |
| BL_AUTOF_HIGH | $0 \times 07$ | R/W | $0 \times 00$ |
| BL_EN | $0 \times 08$ | R/W | $0 \times 00$ |
| LCD_BIAS_CFG1 | $0 \times 09$ | R/W | $0 \times 18$ |
| LCD_BIAS_CFG2 | $0 \times 0 \mathrm{~A}$ | R | $0 \times 11$ |
| LCD_BIAS_CFG3 | $0 \times 0 \mathrm{~B}$ | R/W | $0 \times 00$ |
| LCD_BOOST_CFG | $0 \times 0 \mathrm{D}$ | R/W | $0 \times 1 E$ |
| OUTP_CFG | $0 \times 0 E$ | R/W | $0 \times 1 C$ |
| OUTN_CFG | $0 \times 0 F$ | R | $0 \times 00$ |
| FLAG | $0 \times 10$ | R/W | $0 \times 06$ |
| BL_OPTION1 | $0 \times 11$ | R/W | $0 \times 35$ |
| BL_OPTION2 | $0 \times 12$ | R | $0 \times 00$ |
| PWM2DIG_LSBs | $0 \times 13$ | R | $0 \times 00$ |
| PWM2DIG_MSBs | $0 \times 14$ | R/W | $0 \times 44$ |
| TURN_ON/OFF_RAMP | $0 \times 15$ | R/W | $0 \times F 8$ |
| PWM_UP/DOWN_RAMP and IFS |  |  |  |
|  |  | R/W |  |

Table 8. REV Register

| ADDRESS | MODE |  |  |
| :---: | :---: | :---: | :---: |
| $\mathbf{*}$ RESET VALUE: 0x12 |  |  |  |
|  | $\mathbf{R}$ |  |  |
| BIT | NAME | POR |  |
| $7: 2$ | DEV Revision | Dxxxxx | Die Revision Identification |
| $1: 0$ | VENDOR | 10 |  |

Table 9. BL_CFG1 Register

| ADDRESS | MODE |  | RESET VALUE: 0x28 |
| :---: | :---: | :---: | :---: |
| 0x02 | R/W |  |  |
| BIT | NAME | POR | DESCRIPTION |
| 7:5 | BL_OVP | 001 | ```Backlight OVP 000: 17V 001: 21V (Default) 010: 25V 011:29V 100: 19V 101:23V 110: 27V 111 = 32V``` |
| 4 | OVP_MODE | 0 | 0: OVP is report only (Default) <br> 1: OVP will turn off the fault string that cause OVP event. |
| 3 | BLED_MAP | 1 | 0: Exponential <br> 1: Linear (Default) |
| 2 | PWM_CONFIG | 0 | 0: Active high (Default) <br> 1: Active low |
| 1 | RSVD | 0 |  |
| 0 | PWM_ENABLE | 0 | 0: PWM disabled (Default) <br> 1: PWM enabled |

Note: When Backlight Current Mapping setting is changed, the LED current change will not take effect until Register 0x05 is programmed.
Table 10. BL_CFG2 Register

| ADDRESS | MODE |  | RESET VALUE: 0x8D |
| :---: | :---: | :---: | :---: |
| $0 \times 03$ | R/W |  |  |
| BIT | NAME | POR | DESCRIPTION |
| 7 | BL_FREQ_FREQ | 1 | Sets the backlight boost switch frequency $0: 500 \mathrm{kHz}$ <br> 1: 1.0MHz (Default) |
| 6:3 | LED CURRENT RAMP | 0001 | Controls backlight LED ramping time. The transient time is a constant time that the backlight takes to transition from an existing programmed code to a new programmed code. ```0000:1\mus 0001 : 2ms(Default) 0010:4ms 0011:8ms 0100:16ms 0101:32ms 0110:64ms 0111:128ms 1000 : 192ms 1001 : 256ms 1010 : 320ms 1011 : 384ms 1100 : 448ms 1101:512ms 1110 : 576ms 1111:640ms``` |
| 2:0 | PWM_HYST | 101 | Sets the minimum change in PWM input duty cycle that results in a change of backlight LED brightness level $000 \text { : } 0 \text { LSB }$ <br> 001: 2 LSBs <br> 010: 4 LSBs <br> 011: 6 LSBs <br> 100: 8 LSBs <br> 101: 10 LSBs(Default) <br> 110: 12 LSBs <br> 111: 14 LSBs |

1. For LED CURRENT RAMP Time in the table, all the ramp times are fixed when current ramps from one level to the other except "0000" setting. For " 0000 " setting, the ramp slope is $1 \mu \mathrm{~s} /$ step, the final ramp time is proportional to the 11 -bit current steps.

## Table 11. BL_BRT_LSB Register

| ADDRESS | MODE |  | RESET VALUE: 0x07 |
| :---: | :---: | :---: | :---: |
| 0x04 | R/W |  |  |
| BIT | NAME | POR |  |
| $7: 3$ | RSVD | 00000 |  |
| $2: 0$ | BRT[2:0] | 111 | DESCRIPTION |

Table 12. BL_BRT_MSB Register

| ADDRESS | MODE |  | RESET VALUE: 0xFF |
| :---: | :---: | :---: | :---: |
| 0x05 | R/W |  |  |
| BIT | NAME | POR |  |
| $7: 0$ | BRT[7:0] | 11111111 | 11-bit brightness code MSBs |

Note:

1. If only using 8 -bit current ratio, keep the 3 -bit LSBs as ' 111 ' and only program the 8 -bit MSBs.
2. If using 11 -bit current ratio, the 3 -bit LSBs should be programmed first, then the 8 -bit MSBs can be programmed to take effect. Even if only the 3 -bit LSBs need to be changed, the 8 -bit MSB should always be programmed to make the 3 -bit LSBs change taking effect.
3. For 11-bit program code 11 'b00000000000, both boost converter and current sinks are turned off.

Table 13. BL_AUTOF_LOW Register

| ADDRESS | MODE |  | RESET VALUE: 0x00 |
| :---: | :---: | :---: | :---: |
| 0x06 | R/W |  |  |
| BIT | NAME | POR |  |
| $7: 0$ | AFLT | 00000000 | DESCRIPTION |

Table 14. BL_AUTOF_HIGH Register

| ADDRESS | MODE |  | RESET VALUE: 0x00 |
| :---: | :---: | :---: | :---: |
| 0x07 | R/W |  |  |
| BIT | NAME | POR |  |
| $7: 0$ | AFHT | 00000000 | Compared against 8 MSB's of Brightness Code (register 0x05) |

Table 15. BL_EN Register

| ADDRESS | MODE |  | RESET VALUE: 0x00 |
| :---: | :---: | :---: | :---: |
| $0 \times 08$ | R/W |  |  |
| BIT | NAME | POR | DESCRIPTION |
| 7 | SOFTWARE_RESET | 0 | 0 = No reset (Default) <br> $1=$ Device reset (automatically returns to 0 after reset) |
| 6 | RSVD | 0 |  |
| 5 | RAMP_SHAPE | 0 | 0: Exponential (Default) <br> 1: Linear |
| 4 | BL_EN | 0 | $\begin{aligned} & 0=\text { BL disabled (Default) } \\ & 1=B L \text { enabled } \end{aligned}$ |
| 3 | LED4_EN | 0 | $\begin{aligned} & 0=\text { Current sink } 4 \text { disabled (Default) } \\ & 1=\text { Current sink } 4 \text { enabled } \end{aligned}$ |
| 2 | LED3_EN | 0 | $0=$ Current sink 3 disabled (Default) $1=$ Current sink 3 enabled |
| 1 | LED2_EN | 0 | $\begin{aligned} & 0=\text { Current sink } 2 \text { disabled (Default) } \\ & 1=\text { Current sink } 2 \text { enabled } \end{aligned}$ |
| 0 | LED1_EN | 0 | $\mathbf{0}=$ Current sink 1 disabled (Default) $1=$ Current sink 1 enabled |

[^4]technologies

Table 16. LCD_CFG1 Register

| ADDRESS | MODE |  | RESET VALUE: 0x18 |
| :---: | :---: | :---: | :--- |
| $\mathbf{0 x 0 9}$ | R/W |  |  |
| BIT | NAME | POR |  |
| 7 | LCD_EN | 0 | $\mathbf{0}=$ Bias supply off (I2C and external) (Default) <br> $1=$ Normal mode |
| $6: 5$ | RSVD | 00 |  |
| 4 | OUTP_DISCH | 1 | $0=$ No pulldown on OUTP <br> $1=$ Pulldown on OUTP when in shutdown (Default) |
| 3 | OUTN_DISCH | 1 | $0=$ No pulldown on OUTN <br> $1=$ Pulldown on OUTN when in shutdown (Default) |
| 2 | OUTP_EN | 0 | $\boldsymbol{0}=$ OUTP disabled (Default) <br> $1=$ OUTP enabled |
| 1 | OUTN_EN | 0 | $0=$ OUTN disabled (Default) <br> $1=$ OUTN enabled |
| 0 | EXT_EN | 0 | Activates enternal enables (ENP and ENN) <br> $0=$ External enables are disabled. OUTP and OUTN can only be <br> enabled via bit OUTP_EN and OUTN_EN, respectively (Default) <br> $1=$ External enables are enabled. OUTP and OUTN can only be enabled <br> via pin ENP and ENN, respectively. |

Table 17. LCD_CFG2 Register

| ADDRESS | MODE |  | RESET VALUE: 0x11 |
| :---: | :---: | :---: | :---: |
| 0x0A | R/W |  |  |
| BIT | NAME | POR | DESCRIPTION |
| 7:6 | BIAS_SHORT_MODE | 00 | $\begin{aligned} & \mathbf{0 X}=\text { Flag only (Default) } \\ & 10=\text { Flag + shutdown } V_{\text {outp }} / V_{\text {outn }} \\ & 11=\text { Flag + shutdown } \text { Voutp }^{\prime} / V_{\text {OutN }} / \text { Backlight } \end{aligned}$ |
| 5:4 | VOUTP_RAMP | 01 | $\begin{aligned} & \text { Voutp ramp time, low to high: } \\ & 00=228 \mu \mathrm{~s} \\ & 01=456 \mu \mathrm{~s} \text { (Default) } \\ & 10=684 \mu \mathrm{~s} \\ & 11=912 \mu \mathrm{~s} \end{aligned}$ |
| 3:0 | VOUTN_RAMP | 0001 | $\begin{aligned} & \text { Vouts ramp time }, \text { high to low: } \\ & 000=456 \mu \mathrm{~s} \\ & 0001=912 \mu \mathrm{~s}(\text { Default }) \\ & 0010=1368 \mu \mathrm{~s} \\ & 0011=1824 \mu \mathrm{~s} \\ & 0100=2280 \mu \mathrm{~s} \\ & 0101=2736 \mathrm{~s} \\ & 0110=3192 \mu \mathrm{~s} \\ & 0111=3648 \mu \mathrm{~s} \\ & 1000=4104 \mu \mathrm{~s} \\ & 1001=4560 \mu \mathrm{~s} \\ & 1010=5016 \mu \mathrm{~s} \\ & 1011=5472 \mu \mathrm{~s} \\ & 1100=5928 \mu \mathrm{~s} \\ & 1101=6384 \mu \mathrm{~s} \\ & 1110=6840 \mu \mathrm{~s} \\ & 1111=7296 \mu \mathrm{~s} \end{aligned}$ |

Note:

1. For VOUTP_RAMP time, it is fixed slew rate ramp strategy, the ramp time value is given by assuming OUTP $=5.75 \mathrm{~V}$. If OUTP is set 5.5 V and VOUTP_RAMP $=01$, then actual ramp time will be $456 * 5.5 / 5.75=436 \mu \mathrm{~s}$.
2. For VOUTN_RAMP time, it is fixed slew rate ramp strategy, the ramp time value is given by assuming OUTN $=-5.75 \mathrm{~V}$. If OUTN is set -5.5 V and VOUTN_RAMP $=0001$, then actual ramp time will be $912 * 5.5 / 5.75=872 \mu \mathrm{~s}$

Table 18. LCD_CFG3 Register

| ADDRESS | MODE |  | RESET VALUE: $\mathbf{0 x 0 0}$ |
| :---: | :---: | :---: | :--- |
| 0x0B | R/W | DESCRIPTION |  |
| BIT | NAME | POR |  |  |
| $7: 4$ | RSVD | 0000 |  |
| $3: 2$ | VOUTP_SC_FILT | 00 | OUTP short circuit filter timer <br> $00=2 \mathrm{~ms}$ (Default) <br> $01=1 \mathrm{~ms}$ <br> $10=500 \mu \mathrm{~s}$ <br> $11=100 \mu \mathrm{~s}$ |
| $1: 0$ |  |  |  |

Table 19. LCD_BOOST_CFG Register

| ADDRESS | MODE |  | RESET VALUE: 0x28 |
| :---: | :---: | :---: | :---: |
| 0x0C | R/W |  |  |
| BIT | NAME | POR | DESCRIPTION |
| 7:6 | RSVD | 00 |  |
| 5:0 | REG | 101000 | $\begin{aligned} & \text { REG voltage ( } 50-\mathrm{mV} \text { steps): REG }=4 \mathrm{~V}+(\text { Code } \times 50 \mathrm{mV}) \\ & 000000: 4 \mathrm{~V} \\ & 000001: 4.05 \mathrm{~V} \\ & \text { 101000 : 6V (Default) } \end{aligned}$ |

Table 20. OUTP_CFG Register

| ADDRESS | MODE |  | RESET VALUE: 0x1E |
| :---: | :---: | :---: | :---: |
| 0x0D |  |  |  |
| BIT | NAME | POR | DESCRIPTION |
| 7:6 | RSVD | 00 |  |
| 5:0 | OUTP | 011110 | ```OUTP voltage ( 50 mV steps): \(\mathrm{V}_{\text {outp }}=4 \mathrm{~V}+(\) Code \(\times 50 \mathrm{mV}), 6.3 \mathrm{~V}\) max 000000 : 4V 000001: 4.05V 011110 : 5.5V (Default) >=101110: 6.3V``` |

Note: Writing to Register 0x0D will not take effect immediately, until Register 0x09 is written again.
Table 21. OUTN_CFG Register

| ADDRESS | MODE |  | RESET VALUE: 0x1C |
| :---: | :---: | :---: | :---: |
| 0x0E | R/W |  |  |
| BIT | NAME | POR | DESCRIPTION |
| 7:6 | RSVD | 00 |  |
| 5:0 | OUTN | 011100 | OUTN voltage ( -50 mV steps): $\mathrm{V}_{\text {Outn }}=-4 \mathrm{~V}-($ Code $\times 50 \mathrm{mV}),-6.3 \mathrm{~V} \mathrm{~min}$ $\begin{aligned} & 000000=-4 \mathrm{~V} \\ & 000001=-4.05 \mathrm{~V} \end{aligned}$ <br> $011100=-5.4 \mathrm{~V}$ (Default) $>=101110=-6.3 \mathrm{~V}$ |

[^5]Table 22. FLAG Register

| ADDRESS | MO |  | RESET VALUE: 0x00 |
| :---: | :---: | :---: | :---: |
| 0x0F | R |  |  |
| BIT | NAME | POR | DESCRIPTION |
| 7 | LED_SHORT | 0 | $\begin{aligned} & 0=\text { Normal operation } \\ & 1=\text { LED short protection trigged. } \end{aligned}$ |
| 6 | TSD | 0 | $0=$ Normal operation <br> $1=$ Thermal shutdown triggered (die temperature $>150^{\circ} \mathrm{C}$ ) |
| 5 | RSVD | 0 |  |
| 4 | RSVD | 0 |  |
| 3 | OUTP_SHORT | 0 | $0=$ Normal operation <br> 1 = OUTP output has hit the overcurrent threshold |
| 2 | OUTN_SHORT | 0 | $0=$ Normal operation <br> 1 = Short OUTN event ${ }^{4}$ |
| 1 | BL_OVP | 0 | $\begin{aligned} & 0=\text { Normal operation } \\ & 1=\text { Backlight boost output }>\text { OVP threshold } \end{aligned}$ |
| 0 | BL_OCP | 0 | $\begin{aligned} & 0=\text { Normal operation } \\ & 1=\text { Backlight boost switch current }>\text { OCP threshold } \end{aligned}$ |
| ote: <br> TSD is real-t LED_SHOR All the status Short OUTN | ults. <br> P_SHORT, BL_OV n be reset by VIN eferring measured | OCP ar set, so e is $5 \%$ | ed results; OUTP_SHORT, BL_OVP and BL_OCP can be reset by reading back 0x0F. reset or toggling HWEN. than target OUTN configured in Regox0E-OUTN CFG. |

Table 23. BL_OPTION1 Register

| ADDRESS | MODE |  | RESET VALUE: 0x06 |
| :---: | :---: | :---: | :--- |
| $\mathbf{0 x 1 0}$ | RAME | POR |  |
| BIT | LED_SHORT_MODE | 0 | $\mathbf{0}=$ Will keep all strings on. (Default) <br> $1=$ Will turn off the fault string while keep health strings keep on. |
| 7 | LED4_FB_DISABLE | 0 | $\mathbf{0}=$ Feedback enabled (Default) <br> $1=$ Feedback disabled |
| 6 | LED3_FB_DISABLE | 0 | $\mathbf{0}=$ Feedback enabled (Default) <br> $1=$ Feedback disabled |
| 5 | LED2_FB_DISABLE | 0 | $\mathbf{0}=$ Feedback enabled (Default) <br> $1=$ Feedback disabled |
| 4 | LED1_FB_DISABLE | 0 | $\mathbf{0}=$ Feedback enabled (Default) <br> $1=$ Feedback disabled |
| 3 | RSVD | 110 |  |
| $2: 0$ |  |  |  |

Note: If all LED1~LED4 disabled, Boost stops switching.
Table 24. BL_OPTION2 Register

| ADDRESS | MODE |  | RESET VALUE: 0x35 |
| :---: | :---: | :---: | :---: |
| 0x11 | R/W |  |  |
| BIT | NAME | POR | DESCRIPTION |
| 7:6 | BL_L_SELECT | 00 | $\begin{aligned} & \mathbf{0 0}=4.7 \mu \mathrm{H} \text { (Default) } \\ & 01=10 \mu \mathrm{H} \\ & 10=15 \mu \mathrm{H} \\ & 11=15 \mu \mathrm{H} \end{aligned}$ |
| 5:4 | RSVD | 11 |  |
| 3:2 | RSVD | 01 |  |
| 1:0 | BL_CURRENT_LIMIT | 01 | $\begin{aligned} & 00=1.2 \mathrm{~A} \\ & 01=1.5 \mathrm{~A}(\text { Default }) \\ & 10=1.8 \mathrm{~A} \\ & 11=2.1 \mathrm{~A} \\ & \hline \end{aligned}$ |

Table 25. PWM2DIG_LSBs Register

| ADDRESS | MODE |  | RESET VALUE: $\mathbf{0 x 0 0}$ |
| :---: | :---: | :---: | :---: |
| $\mathbf{0 x 1 2}$ | R | DESCRIPTION |  |
| BIT | PWM_TO_DIG |  | 11-bit PWM-to-digital conversion code LSBs |
| $7: 0$ |  |  |  |

Table 26. PWM2DIG_MSBs Register

| ADDRESS | MODE |  | RESET VALUE: 0x00 |
| :---: | :---: | :---: | :---: |
| 0x13 | NAME | POR |  |
| BIT | RSVD | 00000 |  |
| $7: 3$ | PWM_TO_DIG | 000 | 11-bit PWM-to-digital conversion code MSBs |
| 2:0 |  |  |  |

Note: $0 \times 12$ and $0 \times 13$ are suggested to be read out in successive way to make sure the PWM duty result is correct. Too long delay between reading them may cause incorrect returned result, since input PWM may change during the delay time.

Table 27. TURN_ON/OFF_RAMP Register

| ADDRESS | MODE |  | RESET VALUE: 0x44 |
| :---: | :---: | :---: | :---: |
| 0x14 | R/W |  |  |
| BIT | NAME | POR | DESCRIPTION |
| 7:4 | RAMP_ON_TIME | 0100 | On Ramp Time $0000: 512 \mu \mathrm{~s}$ $0001: 1 \mathrm{~ms}$ $0010: 2 \mathrm{~ms}$ $0011: 4 \mathrm{~ms}$ $0100: 8 \mathrm{~ms}$ (Default) $0101: 16 \mathrm{~ms}$ $0110: 32 \mathrm{~ms}$ $0111: 64 \mathrm{~ms}$ $1000: 128 \mathrm{~ms}$ $1001: 256 \mathrm{~ms}$ $1010: 512 \mathrm{~ms}$ $1011: 1024 \mathrm{~ms}$ $1100: 2048 \mathrm{~ms}$ $1101: 4096 \mathrm{~ms}$ $110: 8192 \mathrm{~ms}$ $1111: 16384 \mathrm{~ms}$ |
| 3:0 | RAMP_OFF_TIME | 0100 | Off Ramp Time $0000: 512 \mu \mathrm{~s}$ $0001: 1 \mathrm{~ms}$ $0010: 2 \mathrm{~ms}$ $0011: 4 \mathrm{~ms}$ $0100: 8 \mathrm{~ms}$ (Default) $0101: 16 \mathrm{~ms}$ $0110: 32 \mathrm{~ms}$ $0111: 64 \mathrm{~ms}$ $1000: 128 \mathrm{~ms}$ $1001: 256 \mathrm{~ms}$ $1010: 512 \mathrm{~ms}$ $1011: 1024 \mathrm{~ms}$ $1100: 2048 \mathrm{~ms}$ $1101: 4096 \mathrm{~ms}$ $1110: 8192 \mathrm{~ms}$ $1111: 16384 \mathrm{~ms}$ |

Table 28. PWM_UP/DOWN_RAMP Register

| ADDRESS | MODE |  | RESET VALUE: 0xF8 |
| :---: | :---: | :---: | :---: |
| 0x15 | R/W |  |  |
| BIT | NAME | POR | DESCRIPTION |
| 7:3 | IFS | 11111 | ```Backlight Full-scale LED Current ILED_FS ILED_FS \(=5.2+\) Code \(^{*} 0.8 \mathrm{~mA}\) 11111: 30mA (Default) 10100 : 21.2 mA 10011: 20.4mA 10010: 19.6mA 00010 : 6.8mA 00001 : 6.0mA 00000 : 5.2 mA``` |
| 2:0 | PWM_RAMP_TIME | 000 | PWM Duty Cycle Transition Ramp Time $\begin{gathered} 000: 2 \mathrm{~ms} \text { (Default) } \\ 001: 4 \mathrm{~ms} \\ 010: 8 \mathrm{~ms} \\ 011: 16 \mathrm{~ms} \\ 100: 32 \mathrm{~ms} \\ 101: 64 \mathrm{~ms} \\ 110: 128 \mathrm{~ms} \\ 111: 256 \mathrm{~ms} \end{gathered}$ <br> The time in the table is defined as the time to change between 0\% PWM duty cycle and 100\% PWM duty cycle. The final PWM duty cycle transition time is the multiplication of the time in the table and the difference of the PWM duty cycle change. |

Note: The PWM Dimming Transition Ramp Time in the table is defined as the time to change between minimum PWM duty cycle and the maximum PWM duty cycle. The final transition time is the multiplication of the time in the table and the change of the PWM duty cycle.

## Capacitor Selection

Small size ceramic capacitors with low ESR are ideal for all applications. A $10 \mu \mathrm{~F}$ input capacitor and a $1 \mu \mathrm{~F} \sim 2.2 \mu \mathrm{~F}$ output capacitor are suggested. The voltage rating of these capacitors should exceed the maximum possible voltage at the corresponding pins, and these capacitors should be as close as possible to the IC. Table 29 shows the recommended capacitor vendors.

Table 29. Recommended Capacitor Vendors

| Manufacturer | Website |
| :---: | :---: |
| Murata | www.murata.com |
| AVX | www.avx.com |
| Taiyo Yuden | www.t-yuden.com |

## Inductor Selection

An inductor of $4.7 \mu \mathrm{H}$ to $10 \mu \mathrm{H}$ with low DCR can be selected for the boost converter. To decide the current rating of the inductor required for the application, the following equation can be used to estimate the peak inductor current lPEAK in continuous conduction mode (CCM):

$$
I_{P E A K}=\frac{V_{O U T(M A X)} \times I_{\text {OUT }(M A X)}}{V_{I N(M I N)} \times \eta}+\frac{V_{I N(M I N)}}{2 L \times F_{S W}} \times\left(1-\frac{V_{I N(M I N)}}{V_{O U T(M A X)}}\right)
$$

where $\mathrm{V}_{\text {OUT(MAX) }}$ is the maximum output voltage, $\mathrm{V}_{\text {IN(MIN }}$ is the minimum input voltage, lout(MAX) is the maximum output current, $F$ sw is the boost converter's switching frequency, $L$ is the inductor value, $\eta$ is the boost converter's efficiency under that condition. Table 30 shows recommended inductors under different application conditions.

Table 30. Recommended Inductors

| Application | Inductor Part Number | Value <br> $(\boldsymbol{\mu H})$ | DCR <br> $(\mathbf{m} \boldsymbol{\Omega})$ | Saturation <br> Current $(\mathbf{A})$ | Dimensions <br> $(\mathbf{m m})$ | Manufacturer |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 3P7S <br> $($ Max. $30 \mathrm{~mA} / \mathrm{Ch})$ | VLF504012MT-4R7M-CA | 4.7 | $120 \max$ | 1.83 | $5.0 \times 4.0 \times 1.2$ | Murata |
| 4P8S <br> $($ Max. $30 \mathrm{~mA} / \mathrm{Ch})$ | SRP5030T-100M | 10 | $128 \max$ | 2.75 | $5.7 \times 5.2 \times 2.8$ | Bourns |

## Schottky Diode Selection

Using a schottky diode is recommended because of its low forward voltage drop and fast reverse recovery time. The average current rating of the schottky diode should exceed the maximum output current, and its peak current rating should exceed the peak inductor current. Its voltage rating should also exceed the OVP setting. Table 31 shows the recommended schottky diode.
Table 31. Recommended Schottky Diode

| Application | Schottky Diode Part <br> Number | Forward <br> Voltage (V) | Forward <br> Current (A) | Reverse Voltage <br> (V) | Manufacturer |
| :---: | :---: | :---: | :---: | :---: | :---: |
| All | PMEG4010B | 0.54 | 1 | 40 | NXP |

## Capacitor Selection for Dual Output Bias

Small size ceramic capacitors with low ESR are ideal for all applications. A $10 \mu \mathrm{~F}$ output capacitor at REG are suggested. Higher capacitor values can be used to improve the load transient response. The voltage rating of these capacitors should exceed the maximum possible voltage at the corresponding pins, and these capacitors should be as close as possible to the IC.

## KTZ8864A

## Flying Capacitor Selection for Bias

The charge pump needs an external flying capacitor. The minimum value for smartphone application is $4.7 \mu \mathrm{~F}$ and $10 \mu \mathrm{~F}$ for tablet application. Special care must be taken while choosing the flying capacitor as it will directly impact the output voltage accuracy and load regulation performance.

## Inductor Selection for Dual Output Bias

An inductor in the range of $2.2 \mu \mathrm{H}$ to $10 \mu \mathrm{H}$ with low DCR can be selected for the boost converter. To estimate the inductance required for applications, calculate the maximum input average current as the following

$$
I_{I N(M A X)}=\frac{V_{O U T} \cdot I_{O U T(M A X)}}{V_{I N} \cdot \eta}
$$

Where, $\eta$ is the converter efficiency and can be approximated as $90 \%$ for the typical case. In order to have smaller current ripple (to improve efficiency and minimize output voltage ripple), larger inductance will be required. If inductor ripple current needs to be less than $40 \%$ of the average input current, then

$$
\Delta I_{L}=\frac{V_{I N} \cdot D \cdot T_{S}}{L} \leq 40 \% \cdot \frac{V_{\text {OUT }} \cdot I_{\text {OUT (MAX) }}}{V_{I N} \cdot \eta}
$$

Where duty cycle can be estimated as

$$
D=\frac{V_{\text {OUT }}-V_{I N}}{V_{\text {OUT }}}
$$

Then

$$
\Delta I_{L}=\frac{V_{I N} \cdot\left(V_{\text {OUT }}-V_{I N}\right) \cdot T_{S}}{L \cdot V_{\text {OUT }}} \leq 40 \% \cdot \frac{V_{\text {OUT }} \cdot I_{\text {OUT }(M A X)}}{V_{I N} \cdot \eta}
$$

Therefore, the inductance can be calculated as

$$
L \geq \frac{V_{I N}^{2} \cdot\left(V_{\text {OUT }}-V_{I N}\right) \cdot \eta}{40 \% \cdot V_{\text {OUT }}^{2} \cdot I_{\text {OUT }(M A X)} \cdot f_{S}}
$$

Where, $\mathrm{fs}_{\mathrm{s}}$ is the switching frequency of the boost converter.
technologies

## KTZ8864A

Table 32. Recommended Inductor Part Numbers

| Value <br> $(\boldsymbol{\mu H})$ | Manufacturer | Inductor Part <br> Number | DCR ( $\boldsymbol{\Omega})$ | Saturation <br> Current $(\mathbf{A})$ | EIA Size |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 2.2 | Toko | DFE201612P-2R2M | 0.12 | 1.5 | $2 \times 1.6 \times 1.0 \mathrm{~mm}$ |
| 4.7 | Murata | LQH3NPN4R7MJRL | 0.12 | 1.18 | $3 \times 3 \times 1.1 \mathrm{~mm}$ |

## Recommended PCB Layout

PCB layout is very important for high frequency switching regulators in order to keep the loop stable and minimize noise. The input capacitor ( $\mathrm{C}_{\mathrm{IN}}$ ) should be very close to the IC's VIN pin and PGND pin in order to get the best decoupling. The path between the inductor, LX pin, schottky diode and the output capacitor (Cout) should be kept as short as possible to minimize noise and ringing. To reduce power loss, the trace through the inductor, LX pin, schottky diode and Cout should be as short and wide as possible. Both input and output capacitors' GND terminals should be connected together on the PCB top layer and on the bottom layer GND plane.


Figure 8. Recommended PCB Layout

## Packaging Information

## WLCSP46-24 (1.720mm x $2.450 \mathrm{~mm} \times 0.620 \mathrm{~mm}$ )



## Recommended Footprint



* Dimensions are in millimeters.


[^0]:    1. Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. Functional operation at conditions other than the operating conditions specified is not implied. Only one Absolute Maximum rating should be applied at any one time.
    2. Junction to Ambient thermal resistance is highly dependent on PCB layout. Values are based on thermal properties of the device when soldered to an EV board.
    3. "WWXXYYZZZZ" is the device code, date code, assembly code and serial number.
[^1]:    4. KTZ8864A is guaranteed to meet performance specifications over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ operating temperature range by design, characterization and correlation with statistical process controls.
    5. Guarantee by characterization and/or simulation.
    6. The current matching among channels is defined as $\left\|\|_{\text {sink }}-\left.I_{\text {Avg }}\right|_{\text {max }} / I_{\text {avg }}\right.$.
[^2]:    7. Standby signifies that the backlight boost and current sinks are shut down. Register writes are still possible. Shutdown signifies that that the device was reset and no $I^{2} \mathrm{C}$ communication is accepted.
[^3]:    8. Suggested $\mathrm{V}_{\text {HEADROom }}$ is based on our EVB. The value is sensitive to PCB layout. Higher margin is suggested for different PCB
    9. Standby signifies that OUTP and OUTN are either high impedance or being internally pulled low via the active pulldown, and that the LCD boost is off. Shutdown signifies that that the device was reset and no $I^{2} \mathrm{C}$ communication is accepted.
[^4]:    Note: Writing software reset bit to ' 1 ' will reset all $I^{2} \mathrm{C}$ registers to their default values, then this bit will be internally reset back to ' 0 '.

[^5]:    Note: Writing to Register 0x0E will not take effect immediately, until Register 0x09 is written again.

