



Application Note AN063

Meeting Ethernet Return Loss Requirements with the AS1602

Revision 2.1
September 2017

Confidential and Proprietary

Table of Contents

Table of Contents	1
Overview	3
Return Loss Basics.....	4
DUT Model	6
Transformer model	7
Analyzing the Effect of Transformer Leakage Inductance	7
Design Recommendations.....	9
Ferrite Bead Implementation.....	9
Design Guide	10
Summary	11
References	11
Appendix: Recommended Application Schematics.....	12
FE Reference Schematic	12
GbE Reference Schematic	13
Contact Information & Notices	14
Important Notices.....	14
Legal Notice	14

List of Figures

Figure 1: 802.3 based Return Loss Templates.....	4
Figure 2: Simplified circuit to determine max parasitic C/L	5
Figure 3: Simplified system model.....	6
Figure 4: Typical Transformer model for differential-mode analysis.....	7
Figure 5: Xfrmr Choke on the chip side: FB vs Xfrmr Leakage	8
Figure 6: Xfrmr Choke on the line side: FB vs. Xfrmr Leakage.....	8
Figure 7: Catalog of Ferrite Beads from Murata	9
Figure 8: Impedance characteristics of a 22Ω ferrite bead	10

Overview

The AS1602 provides low-capacitance Ethernet line loading to minimize the impact on twisted pair return loss performance.

Return Loss is a useful measure of the reflected power at the junction of a transmission line and terminating impedance. A low (negative dB) value of return loss represents lower reflected (lost) power and higher forward transmission in a communication system.

Return Loss, as specified in the IEEE 802.3 Ethernet standard, is a system level specification at the RJ45 interface. The Ethernet interface is specified to match the 100Ω characteristics impedance of the UTP cable. The standard requires designs to meet the return loss specification with reference impedance in the range of 85Ω - 115Ω to ensure operation over wide range of installed UTP cables. Measurement is specified to be between 1MHz-80MHz for Fast Ethernet (FE) interfaces and 1MHz-100MHz for Gigabit Ethernet (GbE) interfaces.

This document discusses Return Loss Basics and Modeling, as well as Transformer Leakage Inductance Effects. Readers interested in implementation details are encouraged to review the Design Recommendations section of this document beginning on Page 9.

Return Loss Basics

Table 1 and Figure 1 below show the required return loss specifications as per the 802.3 standards. As seen from the table and plot, critical template points for FE (100M) are 30MHz and 80MHz, and for GbE (1000M) are 40MHz and 100MHz.

Freq (MHz)	802.3 Specs (dB)		
	10M	FE	GbE
1		-16.0	-16.0
5	-15.0	-16.0	-16.0
10	-15.0	-16.0	-16.0
20		-16.0	-16.0
30		-16.0	-16.0
40		-13.5	-16.0
50		-11.6	-14.1
60		-10.0	-12.5
70		-10.0	-11.2
80		-10.0	-10.0
90			-9.0
100			-8.1

Table 1: 802.3 Return Loss Specs




Figure 1: 802.3 based Return Loss Templates

A simple analysis can be done to understand bounds on the problem.

$$RL = 20 \log_{10} \left| \frac{Z_{ref} - Z_{DUT}}{Z_{ref} + Z_{DUT}} \right|$$

$$Z_{DUT} = Z_{ref} \times \left[\frac{1 - 10^{(RL/20)}}{1 + 10^{(RL/20)}} \right] \quad \text{OR} \quad Z_{DUT} = Z_{ref} \times \left[\frac{1 + 10^{(RL/20)}}{1 - 10^{(RL/20)}} \right]$$

From the above basic equations, and for different values of Z_{ref} as required by the standard, we can calculate the max allowable capacitance (first Z_{DUT} equation above) or inductance (second Z_{DUT} equation above) to meet the return loss requirements.




Figure 2: Simplified circuit to determine max parasitic C/L

Assuming circuit impedance is purely capacitive the table below shows calculations for both FE and GbE for 2 resulting critical frequencies – the corner freq of 30/40MHz and end freq of 80/100MHz.

				Z_{ref} (Ohm)		
GbE	Freq (Mhz)	RL	Parameter	85	100	115
				100	-8	Z_{DUT} (Ohm)
			Z_{cap} (Ohm)	57.7	75.6	98.1
			C_{max} (pF)	27.6	21.1	16.2
	40	-16	Z_{DUT} (Ohm)	61.7	72.6	83.5
			Z_{cap} (Ohm)	161.4	265.5	507.3
			C_{max} (pF)	24.7	15.0	7.8
				Z_{ref} (Ohm)		
FE	Freq (Mhz)	RL	Parameter	85	100	115
				80	-10	Z_{DUT} (Ohm)
			Z_{cap} (Ohm)	79.1	108.1	148.4
			C_{max} (pF)	25.2	18.4	13.4
	30	-16	Z_{DUT} (Ohm)	61.7	72.6	83.5
			Z_{cap} (Ohm)	161.4	265.5	507.3
			C_{max} (pF)	32.9	20.0	10.5

Table 2: Cmax Calculation for simple model

As seen from the table above the constraint comes when the cable impedance is 115 Ω . In this case the max allowable capacitance is 10.5pF for FE and 7.8pF for GbE. The 30/40MHz corner frequency is the closest violation point that determines maximum allowable capacitance.

Similarly, we can analyze the channel for max allowable inductance in the Device Under test (DUT) to meet the return loss requirements. In this case the constraint comes when the cable impedance is 85 Ω . As seen from the table below, the max allowable inductance is 156nH for FE at 80MHz, and 127nH for GbE at 40MHz.

				Z_{ref} (Ohm)		
GbE	Freq (Mhz)	RL	Parameter	85	100	115
	100	-8	Z _{DUT} (Ohm)	197.4	232.3	267.1
			ZL (Ohm)	112.4	132.3	152.1
			L _{max} (nH)	179	211	242
	40	-16	Z _{DUT} (Ohm)	117.0	137.7	158.3
			ZL (Ohm)	32.0	37.7	43.3
			L _{max} (pF)	127	150	172
				Z_{ref} (Ohm)		
FE	Freq (Mhz)	RL	Parameter	85	100	115
	80	-10	Z _{DUT} (Ohm)	163.6	192.5	221.4
			ZL (Ohm)	78.6	92.5	106.4
			L _{max} (pF)	156	184	212
	30	-16	Z _{DUT} (Ohm)	117.0	137.7	158.3
			ZL (Ohm)	32.0	37.7	43.3
			L _{max} (pF)	170	200	230

Table 3: Lmax calculation for Simple model

These capacitance and inductance numbers are very much in the range of parasitic loading that is provided by transformers, transceivers and other components that are part of the media interface.

DUT Model

The simplest way to analyze return loss in a real DUT is to establish a distributed model of the impedance network, looking into the RJ45 interface. An Ethernet Transformer provides both inductive and capacitive parasitics. Most of the other devices like the Ethernet transceiver and ESD protection devices (diodes/sidactors) can be modeled as parasitic loads. PCB traces used for routing differential signals should be modeled as a 100Ω differential transmission line. However for a small section of signal traces at frequencies below 100MHz, these lines still need to be treated as lumped capacitive load elements.

Figure 3 below shows a typical AS1602 application diagram. Here the AS1602 is representative of any EMI/ESD protection device used in the circuit.




Figure 3: Simplified system model

Transformer model

Figure 4 below shows the model of a typical Ethernet transformer. This model is based on measured data of popular 10/100M transformers, and as a lumped element model captures the parasitic circuit elements of the differential transformer as well as the common-mode choke (looking into the Ethernet transceiver).




Figure 4: Typical Transformer model for differential-mode analysis

Leakage inductances and parasitic capacitances are the critical parameters for return loss analysis. Total leakage inductance of this typical Ethernet transformer is 165nH and the total differential parasitic capacitance is 6.4pF. These numbers are within the range of C_{max} and L_{max} , as previously computed in Tables 2 and 3.

Analyzing the Effect of Transformer Leakage Inductance

As noted, the return loss analysis is a multi-variable problem and often datasheet information on many variables is not available. But another way to analyze the problem is to determine the range of acceptable transformer leakage inductance and the Ferrite bead inductance that will produce an appropriate solution.

Fixed parameters:

$C_{phy}=5pF$, $C_{1602}=4.5pF$,

$C_{pcb3}=1.5pF$, $C_{pcb1}=0pF$, $C_{pcb2}=5pF$ (diff)

$C_{xfrmr-total} = 19pF$ (note: this is made very high for illustration purpose)

The following graphs show the resulting ranges of acceptable Xfrmr leakage inductance vs. ferrite bead inductance to meet FE return loss requirements. Figure 5 shows ranges when the common mode choke is placed on the chip side. Conversely, Figure 6 shows the ranges when the common mode choke is placed on the line side. Similar analysis can be done for GbE.




Figure 5: Xfrmr Choke on the chip side: FB vs. Xfrmr Leakage




Figure 6: Xfrmr Choke on the line side: FB vs. Xfrmr Leakage

Purely from a return loss perspective, having a transformer with chokes on the line side is preferred since it inserts the transformer leakage inductance between the choke inter-winding capacitance and the rest of the system, creating a better distributed network for return loss. However other considerations should be kept in mind while choosing the choke locations. Specifically, current saturation in Power Over Ethernet (POE) systems and the potential for higher cross-talk in GbE systems when multiple chokes are wound on same cores to cancel DC currents in the POE network.

Design Recommendations

The AS1602 is designed for low capacitance loading on the line, providing a low impact to the resulting Ethernet return loss performance. Additionally, the AS1602 can be used with off-the-shelf Ethernet transceivers and transformers to meet the required return loss specifications.

However, given the number of system parameters that can impact return loss, it's not always possible to predict the performance and variation due to used components. Therefore it is recommended that ferrite beads also be used as means of tuning the return loss performance at the system level.

Ferrite Bead Implementation

To realize the needed inductance (10-90nH range), use of ferrite beads is recommended. Ferrite beads are much cheaper than equivalent inductors. In the frequency range of interest, the real part of the impedance is negligible as shown in Figure 8. In the out-of-band spectrum (beyond 100MHz), the real part of the bead's impedance actually creates a low-pass filtering effect that helps filter out high-frequency harmonics and improves EMI performance.

An appropriate choice of ferrite bead is the Murata BLM18B series (0603), which is meant for high speed signal lines with low DCR values. Ferrite bead impedance is typically rated at 100MHz. The range of usable ferrite bead impedance for this application is typically 10Ω to 47Ω, with good centering at the 22Ω value (BLM18BA220SN1 or BLM18BB220SN1). These beads are also available in the smaller 0402 size (BLM15B series).

Figure 7 below shows available models in the BLM18B series. Equivalent models from other vendors are also available.

<http://search.murata.co.jp/Ceramy/image/img/PDF/ENG/L0110S0100BLM18B.pdf>

Model#	Z _{typ} @ 100MHz		Rated I	DCR	Temp Range	# of circuits
BLM18BA100SN1	10ohm±25%	-	500mA	0.25ohm	-55°C to +125°C	1
BLM18BB100SN1	10ohm±25%	-	500mA	0.15ohm	-55°C to +125°C	1
BLM18BA220SN1	22ohm±25%	-	500mA	0.35ohm	-55°C to +125°C	1
BLM18BB220SN1	22ohm±25%	-	500mA	0.25ohm	-55°C to +125°C	1
BLM18BA470SN1	47ohm±25%	-	300mA	0.55ohm	-55°C to +125°C	1
BLM18BB470SN1	47ohm±25%	-	500mA	0.30ohm	-55°C to +125°C	1

Figure 7: Catalog of Ferrite Beads from Murata




Figure 8: Impedance characteristics of a 22Ω ferrite bead

There are two additional considerations associated with the use of Ferrite beads:

- The use of ferrite beads creates a low-pass filter (with 3-db cutoff frequency beyond 100MHz pass-band) that can help remove some of the high frequency harmonics from transmission on the UTP. This can improve EMI performance of the system.
- The use of ferrite beads can marginally slow down rise/fall time of the Ethernet signal. But for the values of ferrite bead considered here this will typically be in the 100pS range. Given the 3-5nS rise/fall time requirements in Ethernet Template, this will have a minimal impact.

Design Guide

Based on the above analysis, here is a consolidated design recommendation for designing an Ethernet media interface to meet return loss requirements.

1. Place all MDI signal path components on the same board side to avoid pcb vias. Vias cause impedance discontinuity and can impact return loss. If vias can not be avoided, match the number and position of vias on each member within the MDI signal pair. This is more of an issue for GbE that has a more stringent return loss requirement. Note that the AS1602 package is designed to allow through routing that eliminates via drops.
2. Use a controlled impedance, microstrip traces with solid ground under signal traces. Each of the MDI differential ("+" and "-") traces should have a 50-ohm characteristic impedance to ground, 100 ohms between each other, and trace lengths matched within 50 mils.
3. Place the components as close together as mechanically possible to minimize differential signal lengths. Always place the Ethernet termination resistors (50Ω) very close to the transceiver.

4. Use a transformer as recommended by the transceiver vendor. Transformers with chokes on the line side (towards the RJ45) will have better return loss performance. However please review the transceiver-transformer compatibility guide provided by the transceiver vendor to make sure such transformer is usable.
5. Place recommended ferrite beads on the differential signals between AS1602 and the Ethernet transceiver. Locate the ferrite beads near the transceiver, after the Ethernet termination resistors.
6. In the lab test for return loss, pulse template, and high frequency EMI noise to fine-tune the value of ferrite bead. For better EMI performance, use the largest ferrite bead (within a 10-47 Ω range) that allows the system to pass return loss and does not impact the pulse template. Note that if the layout is really compact, ferrite beads may not be needed and can be replaced with a 0 Ω stuff option or designed out in a later board rev.
7. For GbE: spacing between the channels controls the inductive crosstalk and should be at least twice the spacing between the members of each pair in a channel.

Summary

Meeting return loss templates is not always trivial due to the complex nature of the impedance network between the RJ45 connector and the Ethernet termination impedance on the board.

The AS1602 provides low-capacitance loading on the line and therefore will have a have low impact on Ethernet return loss. Given the many unknown variables and parameters it is recommended to use ferrite beads as part of the design. The beads provide the ability to fine-tune the return loss and high-frequency EMI performance of the system.


These guidelines will give system designers a quick path to meet Ethernet return loss requirements without requiring a custom transformer design or board re-layout.

References


1. Kinetic Technologies Datasheet: AS1602 Datasheet
2. Kinetic Technologies Application Note: AN60 - AS1602 Design Guide
3. Murata Datasheet: Noise Suppression Products – EMI Suppression Filters, L0110S0100BLM03A, March 2005
4. IEEE Standard: IEEE Std 802.3at™-2009, October 2009

Appendix: Recommended Application Schematics

FE Reference Schematic



GbE Reference Schematic



Contact Information & Notices

Kinetic Technologies
6399 San Ignacio Ave, Suite 250,
San Jose, CA 95119 USA

Tel: (408) 746-9000
Fax: (408) 351-0338
Email inquiries: info@kinet-ic.com
Website: <http://www.kinet-ic.com>

Important Notices

Legal Notice

Copyright © 2010 Kinetic Technologies. All rights reserved. Other names, brands and trademarks are the property of others. *This document is provided as a design reference and Kinetic Technologies assumes no responsibility or liability for the information contained in this document. Kinetic reserves the right to make corrections, modifications, enhancements, improvements and other changes to this reference design documentation, without notice.*

Reference designs are created using Kinetic Technologies's published specifications as well as the published specifications of other device manufacturers. This information may not be current at the time the reference design is built. Kinetic Technologies and/or its licensors do not warrant the accuracy or completeness of the specifications or any information contained therein. Kinetic does not warrant that the designs are production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Kinetic Technologies provides its customers with limited product warranties, according to the standard Kinetic Technologies terms and conditions.

For the most current product information visit us at <http://www.kinet-ic.com/>

LIFE SUPPORT POLICY

LIFE SUPPORT: KINETIC' PRODUCTS ARE NOT DESIGNED, INTENDED, OR AUTHORIZED FOR USE AS COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS. NO WARRANTY, EXPRESS OR IMPLIED, IS MADE FOR THIS USE. AUTHORIZATION FOR SUCH USE SHALL NOT BE GIVEN BY KINETIC, AND THE PRODUCTS SHALL NOT BE USED IN SUCH DEVICES OR SYSTEMS, EXCEPT UPON THE WRITTEN APPROVAL OF THE PRESIDENT OF KINETIC FOLLOWING A DETERMINATION BY KINETIC THAT SUCH USE IS FEASIBLE. SUCH APPROVAL MAY BE WITHHELD FOR ANY OR NO REASON.

"Life support devices or systems" are devices or systems which (1) are intended for surgical implant into the human body, (2) support or sustain human life, or (3) monitor critical bodily functions including, but not limited to, cardiac, respirator, and neurological functions, and whose failure to perform can be reasonably expected to result in a significant bodily injury to the user. A "critical component" is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

SUBSTANCE COMPLIANCE

With respect to any representation by Kinetic Technologies that its products are compliance with RoHS, Kinetic Technologies complies with the Restriction of the use of Hazardous Substances standard ("RoHS"), which is more formally known as Directive 2002/95/EC of the European Parliament and of the Council of 27 January 2003 on the restriction of the use of certain hazardous substances in electrical and electronic equipment. To the best of our knowledge the information is true and correct as of the date of the original publication of the information. Kinetic Technologies accepts no duty to update such statements