

Low Voltage Buck with Accurate Fsw and Fast Transient Response

Features

- 2.5 to 5.5V Input Voltage Range
- Fixed Output Voltage = 1.3V
- 0.6 to 3.345V Programmable Option for Vout
 - ▶ 6.25mV steps below 1.39375V
 - ▶ 15mV steps above 1.44V
- 3.0A Output Current
- ±1% Accuracy at T_A = +25°C
 - ▶ ±2.5% over line/load/temp/setting
- Fast Transient Response
- Fast PLL Loop with accurate Switching frequency over load changes
- Dynamic Voltage Scaling (DVS) with 8 ramp rates
- 90% Peak Efficiency at Vout = 1.136V
- 2.4MHz with Auto-Skip at light loads
 - ▶ Programmable forced-PWM mode
- 46uA typ. No-Load Supply Current in Skip Mode
- Tiny External Components
 - ► L = 330 or 470nH (2012 or 2016 metric size)
 - ightharpoonup Cin = 10μ F (0402), Cout = $2x22\mu$ F (2x0402)
- Soft Start, Over-Current, Short-Circuit, Under/Over-V_{IN}, and Thermal Shutdown Protections
- 1MHz I2C Interface
- -40°C to 85°C Operating Temperature Range
- 15-bump Pb-free WLCSP (0.4mm pitch)
 - ► 1.340 x 2.045mm (0.6mm height)
 - ▶ Pin/Register Compatible with FAN53527

Brief Description


The KTB8400 is a precision and unique OptiComp[™] buck switching regulator with class-leading accuracy, transient response, efficiency, and solution size optimized for mobile and non-mobile application. It is I²C programmable for output voltages in the 0.6V to 3.345V range. It features soft-start and DVS with multiple programmable ramp rates. Versions with various default settings can be ordered. The features and performance make the KTB8400 suitable for a variety of applications including CPU/GPU core, DSP and baseband, DDR memory, VIO, and sensor/analog power.

The KTB8400 is available in RoHS and Green compliant 15-bump 1.340mm x 2.045mm x 0.6mm wafer-level chip-scale package (WLCSP).

Applications

- CPU, GPU, AP, DSP, FPGA, I/O, XCVR Power
- HDD, LPDDR3, LPDDR4, LPDDR5 Memory Power
- Tablets, Netbooks, Ultra-Books
- Smartphones, Mobile Internet Devices, IoT
- DSC, Drones, Gaming Consoles, Accessories

Typical Application Schematic






Pin Descriptions

Pin #	Name	Function
A1, B1, C1	VIN	Voltage Input for buck regulator and IC power
A3, B3	PGND	Power Ground for buck regulator
C3, E1	AGND	Analog Ground for IC power
A2, B2	LX	Inductor Connection for buck regulator
E3	VOUT	Output Voltage sense input
D2	EN	Chip Enable logic input
E2	SCL	I ² C Clock digital input
D3	SDA	I ² C Data digital I/O
C2	MODE	Operation mode select MODE = 0(LOW): The IC follows register bits MODE0 and MODE1 for Auto- Skip or Forced-PWM operation MODE = 1(HIGH): The IC enters Forced-PWM mode regardless of register bit MODE0 and MODE1 status. Do not let this pin float.
D1	VSEL	DVS Voltage Select and Auto-Skip vs. Forced-PWM Mode Select logic input

Pinout Diagram

WLCSP-15



15-Bump 1.340mm x 2.045mm x 0.62mm WLCSP Package, 0.4mm pitch

Top Mark

WW = Device Code, XX = Date Code, YY = Assembly Code, ZZZZ = Serial Number



Absolute Maximum Ratings¹

(T_A = 25°C unless otherwise noted)

Symbol	Description	Value	Units
VIN	VIN to AGND	-0.3 to 6	V
V _{PGND}	PGND to AGND	-0.3 to 0.3	V
V _{LX} ²	LX to PGND	-0.3 to (V _{IN} +0.3)	V
Vout	VOUT to AGND	-0.3 to (V _{IN} +0.3)	V
Vio	SCL, SDA, VSEL to AGND	-0.3 to 6	V
VIO	EN, MODE to AGND	-0.3 to V _{IN}	V
l. v	LX Continuous Current	3.2	ARMS
ILX	LX Peak Current (1ms maximum)	9.6	APEAK
TJ	Operating Junction Temperature Range	-40 to 150	°C
Ts	Storage Temperature Range	-55 to 150	°C
T _{LEAD}	Maximum Soldering Temperature (at leads, 10 sec)	260	°C

ESD Ratings³

Symbol	Description	Value	Units
V_{ESD_HBM}	JEDEC JS-001-2017 ESD Human Body Model (all pins)	±2	kV

Thermal Capabilities⁴

Symbol	Description	Value	Units
Θ_{JA}	Thermal Resistance – Junction to Ambient	77	°C/W
P _D	Maximum Power Dissipation at T _A = 25°C	1.62	W
$\Delta P_D/\Delta_T$	Derating Factor Above T _A = 25°C	-13	mW/°C

Ordering Information

Part Number	Marking ⁵	Default Output Vo	oltage & Mode ⁶	7-bit I ² C Slave	Pookogo
Part Number	war King*	(VSEL = 1)	(VSEL = 0)	Address	Package
KTB8400AEDAA-TR	TRXXYYZZZZ	1.3V Forced-PWM	1.3V Auto-Skip	1100 000=0x60h	WLCSP15

October 2023 – Revision 04a Page 3 of 23 Kinetic Confidential

Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. Functional operation at conditions other than the operating conditions specified is not implied. Only one Absolute Maximum rating should be applied at any one time.

^{2.} Absolute Maximum Rating for VLX is a DC voltage rating. During normal switching operation, short-duration voltage spikes beyond the DC rating are expected and normal for all DC-DC switching regulators.

^{3.} ESD Ratings conform to JEDEC industry standards. Some pins may actually have higher performance.

^{4.} Junction to Ambient thermal resistance is highly dependent on PCB layout. Values are based on thermal properties of the device when soldered to an EV board.

^{5. &}quot;WW" is the device ID, "XX" is the date code, "YY" is the assembly code, and "ZZZZ" is the serial number.

^{6.} Contact a Kinetic Technologies representative regarding versions with other default settings.



Electrical Characteristics⁷

Unless otherwise noted, the *Min* and *Max* specs are applied over the full operation temperature range of -40°C to +85°C and $V_{IN} = 2.5 \text{V}$ to 5.5V. *Typ* values are specified at +25°C with $V_{IN} = 3.6 \text{V}$.

Supply Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
VIN	Input Supply Operating Range		2.5		5.5	V
Vuvlo	Under-Voltage Lockout Threshold	V _{IN} rising V _{IN} hysteresis	2.15	2.3 200	2.49	V mV
Va	Over-Voltage Protection Threshold	V _{IN} rising	5.55	5.75	5.95	V
V_{OVP}	Over-voltage Protection Threshold	V _{IN} hysteresis		200		mV
l	No Lood Supply Current	EN = 1, V _{IN} = 3.6V, V _{OUT} ≤2.5V, Skip		46	80	μΑ
IIN	No-Load Supply Current	EN = 1, V _{IN} = 3.6V, Forced-PWM		20		mA
Ishdn	Chutdows Cupply Current	EN = 0, T _A = 25°C		0.2	1	μΑ
	Shutdown Supply Current	EN = 1, ENn[0]=0, T _A = 25°C		0.2	1.5	μΑ

Logic Pin Specifications

<u> </u>	i opecifications	T				
Symbol	Description	Conditions	Min	Тур	Max	Units
MODE						
V _{IH}	Input Logic High		0.6V _{IN}			V
VIL	Input Logic Low				0.3V _{IN}	V
EN, VSEL						
V _{IH}	Input Logic High		1.15			V
VIL	Input Logic Low				0.4	V
I _{I_LK}	Input Logic Leakage	T _A = 25°C, V _I = 0V or V _{IN}	-1	±0.01	1	μA
R _{I_PD}	Input Logic Pull-Down (EN, VSEL)	only connected when $V_I \le V_{IL}$ (disconnected when $V_I \ge V_{IH}$)		250		kΩ

Thermal Shutdown Specifications

Symbol	Description	Conditions	Min	Тур	Max	Units
T IC lunction Thormal Shutdown8		T _J rising		150		°C
I J_SHDN	T _{J_SHDN} IC Junction Thermal Shutdown ⁸	Hysteresis		20		°C

(continued next page)

^{7.} Device is guaranteed to meet performance specifications over the -40°C to +85°C operating temperature range by design, characterization and correlation with statistical process controls.

^{8.} Guaranteed by design, characterization and statistical process control methods; not production tested.



Electrical Characteristics (continued)⁷

Unless otherwise noted, the *Min* and *Max* specs are applied over the full operation temperature range of -40°C to +85°C and $V_{IN} = 2.5 \text{V}$ to 5.5V. *Typ* values are specified at +25°C with $V_{IN} = 3.6 \text{V}$.

I²C-Compatible Interface Specifications (SCL, SDA), see Figure 1

Symbol	Description	Conditions	Min	Тур	Max	Units
ViH	Input Logic High Threshold		1.1			V
VIL	Input Logic Low Threshold				0.4	V
V _{OL}	SDA Output Logic Low	I _{SDA} = 3mA			0.4	V
t ₁	SCL clock period ⁸		2.5			μs
t ₂	Data in setup time to SCL high8		100			ns
t ₃	Data out stable after SCL low8		0			ns
t ₄	SDA low setup time to SCL low (Start) ⁸		100			ns
t ₅	SDA high hold time after SCL high (Stop) ⁸		100			ns

(continued next page)




Figure 1. I²C Compatible Interface Timing



Electrical Characteristics (continued)⁷

Unless otherwise noted, the *Min* and *Max* specs are applied over the full operation temperature range of -40°C to +85°C and V_{IN} = 2.5V to 5.5V. *Typ* values are specified at +25°C with V_{IN} = 3.6V.

Buck Regulator Specifications


	Description	Conditions	Min	Тур	Max	Units
\/	Output Voltage Setting Dange	Low Range (G=1), RANGE[0]=0	0.600		1.39375	V
Vouт	Output Voltage Setting Range	High Range (G=2.4), RANGE[0]=1	1.440		3.345	V
\/	Output Voltage Cetting Stan Size	Low Range (G=1), RANGE[0]=0		6.25		mV
V _{OUT_STEP}	Output Voltage Setting Step Size	High Range (G=2.4), RANGE[0]=1		15		mV
		T _A = 25°C, V _{OUT} = 1.136V, FPWM	-1	±0.2	1	%
Vout_acc	Output Voltage DC Accuracy	FPWM over line/load/temp/setting	-2.5	±1	2.5	%
		Auto-Skip over line/setting		±1		%
V _{OUT_LOAD}	Output Voltage Load Regulation ⁸	I _{LOAD} = 1A to 3A, FPWM		-0.01		%/A
V _{OUT_LINE}	Output Voltage Line Regulation ⁸	V _{IN} = 2.5V to 5.5V, I _{LOAD} = 1.5A		±0.01		%/V
Vout_tran	Output Voltage Transient Response ⁸	$I_{LOAD} = 10 \text{mA} \leftrightarrow 1.5 \text{A},$ $t_r = t_f = 200 \text{ns}, V_{OUT} = 1.136 \text{V}$		±50		mV
Iout_max	Maximum Output Current		3			Α
I _{LX_PEAK}	LX Peak Current Limit		4	4.6	5.5	Α
ILX_VALLEY	LX Valley Current Limit		3	4.3	5.5	Α
I _{LX_LEAK}	LX Leakage Current	$V_{LX} = 0V \text{ or } 5.5V, T_A = 25^{\circ}C$		0.1	1	μΑ
RDSON_MS	Main Switch On-Resistance	MOSFET + metal + bumps		50		mΩ
R _{DSON_SR}	Synch. Rectifier On-Resistance	MOSFET + metal + bumps		30		mΩ
R _{LX_DIS}	LX Active Discharge Resistance	EN = 0 or ENn[0] = 0, DIS[0] = 1		133		Ω
4	Soft-Start Ramp Delay ⁸	Hardware enable, EN=0→1		170		
tss_delay	Soit-Start Ramp Delay	Software enable, ENn[0] = 0→1		170		μs
dV/dtss	Caft Ctart Dama Datas	V _{IN} = 3.6V, RANGE[0]=0		18		m\//u.a
av/aiss	Soft-Start Ramp Rates	V _{IN} = 3.6V, RANGE[0]=1		38		mV/µs
4	DVC Down Dolov ⁸	Hardware DVS, VSEL = 0↔1		5		μs
tdvs_delay	DVS Ramp Delay ⁸	Software DVS, by I ² C command		<10		μs
dV/dt _{DVS}	DVS Ramp Rates	8 programmable rates	3.125		25	mV/μs
V	V Dower OK Threshold	Percentage of Vout setting, falling		88		%
V _{OUT_POK}	V _{OUT} Power OK Threshold	Percentage of Vout setting, rising		92		%




Typical Characteristics


Unless otherwise noted, $V_{IN} = V_{EN} = 3.6V$, L = 330nH, $C_{IN} = 10\mu F$, $C_{OUT} = 2x 22\mu F$, and $T_A = 25^{\circ}C$.


Efficiency vs. Load at Vout = 1.136V






V_{OUT} Accuracy vs. Load (FPWM)






Shutdown Supply Current vs. VIN



V_{LX} and I_{LX} Switching Waveforms (V_{OUT} = 1.136V, Mode = Auto)

Input Voltage (V)









Typical Characteristics (continued)

Unless otherwise noted, $V_{IN} = V_{EN} = 3.6V$, L = 330nH, $C_{IN} = 10\mu F$, $C_{OUT} = 2x 22\mu F$, and $T_A = 25^{\circ}C$.

V_{OUT} **Ripple Waveforms** (V_{OUT} = 1.136V, Mode = Auto)




Short-Circuit Protection




Load Transient Response

(V_{OUT} = 1.136V, Load = 10mA-1.5A, Mode = FPWM)




Load Transient Response

 $(V_{OUT} = 1.136V, Load = 1.5A-3A, Mode = Auto)$




Line Transient Response

(V_{OUT} = 1.136V, Mode = Auto)



Line Transient Response


 $(V_{OUT} = 1.136V, Mode = FPWM)$








Typical Characteristics (continued)


Unless otherwise noted, $V_{IN} = V_{EN} = 3.6V$, L = 330nH, $C_{IN} = 10\mu$ F, $C_{OUT} = 2x 22\mu$ F, and $T_A = 25$ °C.
















Functional Description

The KTB8400 is a highly efficient, high-performance, small buck regulator that operates from an input voltage of 2.5V to 5.5V and can output up to 3A. It integrates the main switch, synchronous rectifier switch, PWM control circuitry, V_{OUT} setting DAC, various protection features, and an I²C serial interface to configure the output voltage, dynamic voltage scaling (DVS), control modes, and interrupts.

Control Scheme

The KTB8400 uses a proprietary adaptive on-time OptiCompTM PWM control scheme to maintain a nearly constant switching frequency as input voltage and output voltage vary. Compared to typical current-mode PWM schemes, the OptiCompTM control scheme provides quick response to line and load transients with excellent stability and wide bandwidth, thereby minimizing output voltage droop and soar for dynamic loads, even with minimal output capacitance. The adaptive on-time approximates fixed-frequency switching without using a fixed clock oscillator, which eliminates the need to wait for the next clock before responding to a load transient.

The KTB8400 feedback loop also adds a proprietary, internally-compensated, integrating error amplifier to remove the output voltage offset normally associated with other OptiComp[™], constant on-time (COT), and hysteretic architectures.

Shutdown Mode

When the EN pin is low, the KTB8400 buck is in shutdown mode and draws very little current. In shutdown, the I^2C is still active, allowing read and write commands, as long as V_{IN} is above V_{UVLO} . Similarly, register contents are retained during shutdown (and even when V_{IN} is a little below V_{UVLO}), as long as V_{IN} is above $V_{POR}=1.8V$.

Hardware Enable

The KTB8400 buck regulator is turned on and off via hardware enable using the EN pin or via software enable using I²C commands. The default register settings allow simple hardware control. For hardware enable, drive the EN pin high. For hardware disable, drive the EN pin low.

Software Enable

For software enable/disable control, first write 0 into the EN0 bit (B7) of the VSEL0 configuration register (0x00), and/or write 0 into the EN1 bit (B7) of the VSEL1 configuration register (0x01). The VSEL pin determines which register is used. Then bring the EN pin high. After that, write 1 into the corresponding EN0 or EN1 bit to enable the buck, and write 0 to disable the buck.

Soft-Start

The KTB8400 buck contains soft-start circuitry to ramp up V_{OUT} slowly in order to reduce inrush current at V_{IN} and prevent the inductor current from reaching the peak current limit (I_{LX_PEAK}) during startup. The inductor's average current during soft-start is given by:

$$I_{L SS} = C_{OUT} \times (dV/dt_{SS}) + I_{LOAD SS}$$

where $dV/dt_{SS} = 18mV/\mu s$ is the soft-start ramp rate and I_{LOAD_SS} is the load current during soft-start. Choose a C_{OUT} that keeps the inductor current average below 3A, or even lower.

Setting the Output Voltage

The KTB8400 has two independent output voltage ranges. The low range is $V_{\text{OUT}} = 0.6V$ to 1.39375V in 6.25mV steps. The high range is $V_{\text{OUT}} = 1.44V$ to 3.345V in 15mV steps. The range is I^2C programmable using the RANGE bit (B3) in the CONTROL configuration register (0x02). The default range setting is factory trimmed to match the default output voltage setting – see the *Ordering Information* section.

After the correct range is selected, the KTB8400 register map contains two voltage setting registers to facilitate hardware control of DVS using the VSEL pin. The first output voltage setting is I²C programmable using the VOUT_VSEL0[6:0] bits (B6:0) in the VSEL0 configuration register (0x00). The second output voltage setting is I²C programmable using the VOUT_VSEL1[6:0] bits (B6:0) in the VSEL1 configuration register (0x01). The output voltage setting is given by:

$$V_{OUT} = G \times (600mV + 6.25mV \times VOUT_VSELn)$$



where G = 1.0 when the RANGE bit is 0, and G = 2.4 when the RANGE bit is 1. VOUT_VSELn is the decimal equivalent of the binary bits of VOUT_VSEL0[6:0] or VOUT_VSEL1[6:0]. The default voltage settings are factory trimmed, and several versions are available – see the *Ordering Information* section.

Dynamic Voltage Scaling (DVS)

Dynamic Voltage Scaling (DVS) is used to slew the output voltage between two voltage settings contained in the VSEL0 and VSEL1 registers – see *Setting the Output Voltage* section. The VSEL pin selects which register is used. Or, as an alternative method, I²C commands can be used by simply connecting the VSEL pin to ground and dynamically writing a new setting into the VSEL0 register.

In either method, all DVS output voltage transitions are slew-rate-controlled by an on-chip up/down counter and DAC. The DVS slew rate is I²C programmable using the SLEW[2:0] bits (B6:4) in the CONTROL configuration register (0x02). DVS slewing is only possible within a single output voltage range; slewing between a voltage in the low range and a voltage in the high range is **not** possible.

Forced-PWM vs. Auto-Skip Modes

The KTB8400 has two ways to control light-load switching behavior – Forced-PWM mode and Auto-Skip mode. In Forced-PWM, the switching frequency remains nearly constant. This mode is helpful for applications that are noise sensitive.

In Auto-Skip mode, the KTB8400 transitions automatically between PWM switching at heavy loads and Skip/PFM switching at light loads. Auto-Skip mode is helpful for applications that need high efficiency at light loads. While skipping, single pulses are evenly spaced, resulting in the lowest output ripple and noise when compared to competing "pulse-grouping" or "burst mode" devices. Furthermore, the PFM frequency during single-pulse skipping remains above the audio frequency band (20Hz to 20kHz) down to very light loads – see the *Typical Operating Characteristics* section.

Auto-Skip mode can be disabled(set Forced-PWM mode) by programming the MODE[1:0] bits (B1:0) in the CONTROL configuration register (0x02) in combination with the state of the VSEL pin or simply by setting the MODE pin high. See Table 1. The default mode settings are factory trimmed, and several versions are available – see the *Ordering Information* section.

	Control Pins		EN	k Bits	Mode Bits	Oneretien	V
EN	VSEL	MODE	EN0	EN1	[1:0]	Operation	V _{OUT}
0	Х	Х	Х	Х	XX	Shutdown	N/A
1	Х	Х	0	0	XX	Shutdown	N/A
1	0	0	1	Х	X0	Auto-Skip	VOUT_VSEL0
1	0	0	1	Х	X1	Forced-PWM	VOUT_VSEL0
1	1	0	Х	1	0X	Auto-Skip	VOUT_VSEL1
1	1	0	Х	1	1X	Forced-PWM	VOUT_VSEL1
1	0	Х	0	Х	XX	Shutdown	N/A
1	0	1	1	Х	XX	Forced-PWM	VOUT_VSEL0
1	1	Х	Х	0	XX	Shutdown	N/A
1	1	1	Х	1	XX	Forced-PWM	VOUT_VSEL1

Table 1. Hardware/Software Enable and Operation Mode

Active Discharge

When the KTB840 $^{\circ}$ buck is disabled, an active discharge feature connects an on-chip resistor (R_{LX_DIS}) between the LX and PGND pins. This resistor discharges the output capacitor through the inductor. By default, this feature is enabled; however, it can be disabled for applications that require a high impedance at the output during shutdown. Enable and disable the active discharge feature via I²C commands by writing the DIS bit (B7) in the CONTROL configuration register (0x02).



POR and Software Register Reset

The KTB8400 does NOT contain non-volatile memory for the register settings. When V_{IN} rises above $V_{POR} = 1.8V$, either at initial power up or after a temporary V_{IN} droop below V_{POR} , a Power-On Reset (POR) circuit resets all registers to their factory default settings. Thereafter, as long as V_{IN} remains above V_{POR} , the I^2C registers contents are retained, regardless if the buck is enabled or disabled. However, to reliably read or write to the I^2C registers, V_{IN} should be above V_{UVLO} .

To reset the registers manually via software, use I²C to write a 1 to the RESET bit (B2) in the CONTROL configuration register (0x02). This resets nearly all registers to their default settings. There are a few exceptions, as makes logical sense; refer to the CONTROL register description.

Internal Status Monitor

The KTB8400 contains a MONITOR status register (0x05), which can be read to check the present status of the IC. The register has individual bits for the status of V_{OUT} power-OK, V_{IN} under-voltage lockout, V_{IN} over-voltage protection, V_{OUT} positive slew, V_{OUT} negative slew, software reset event latch, over-temperature thermal shutdown, and buck enable. Refer to the MONITOR register description for more details.

Input Under-Voltage Lockout (UVLO)

When the input voltage (V_{IN}) is below the under-voltage lockout threshold (V_{UVLO}) , the buck is disabled. The I²C registers and all logic pins remain functional during UVLO, so long as V_{IN} remains above $V_{POR} = 1.8V$. Exiting UVLO does *not* reset any registers. When V_{IN} rises above V_{UVLO} , either at initial power up or after a temporary V_{IN} droop below V_{UVLO} , and if the buck is enabled, the programmed soft-start ramp begins.

The UVLO status is reflected in the MONITOR register. UVLO events do *not* reset the registers to their defaults. V_{IN} must fall below V_{POR} to reset the registers.

Input Over-Voltage Protection (OVP)

When the input voltage (V_{IN}) is above the over-voltage protection threshold (V_{OVP}), the buck is disabled. The I²C registers and all logic pins remain functional during OVP. When V_{IN} returns below V_{OVP}, and if the buck is enabled, the programmed soft-start ramp begins.

Just like UVLO, the OVP status is reflected in the MONITOR register.

Inductor Over-Current Protection (OCP)

Inductor peak current limit (I_{LX_PEAK}) and valley current limit (I_{LX_VALLEY}) protect the buck and inductor during overcurrent faults. The current limits control the buck's switching on a cycle-by-cycle basis and have a higher priority than the voltage regulation threshold.

During sustained over-current faults, the output voltage typically droops below the regulation threshold. The POK_STAT bit (B7) in the MONITOR register (0x05) indicates when V_{OUT} is okay (*above* the V_{OUT} POK threshold).

Output Short-Circuit Protection (SCP) and Hiccup Mode

During a short-circuit event at the buck's output, the inductor experiences a very low discharge voltage during the switching cycle's off-time (t_{OFF} , when the synchronous rectifier switch is on). In this case, the inductor current ramps down very slowly. In order to prevent inductor current runaway, the valley current limit (I_{LX_VALLEY}) extends t_{OFF} , keeping the inductor current well controlled.

If an over-current fault or short-circuit event persists for more than 250µs, the buck enters hiccup mode and pause all switching. After about 5ms, the buck attempts to soft-start. If the fault persists, the buck once again enters hiccup mode and periodically re-attempts soft-start until the fault is removed. The low duty-factor during hiccup mode prevents the IC from getting hot.

Thermal Shutdown Over-Temperature (OT)

Over-temperature (OT) protection occurs if the die junction temperature exceeds the thermal shutdown threshold (T_{J_SHDN}). During thermal shutdown, the buck pauses all switching until the die temperature cools. Once cooled, the buck re-starts with the programmed soft-start ramp.

The OT status is reflected in the MONITOR register.



Trim Options

The KTB8400 is factory trimmed using one-time programmable (OTP) registers. Standard versions are available for various default output voltage settings and modes – see the *Ordering Information* section. Contact a Kinetic Technologies representative regarding versions with other default settings or I²C slave addresses.

I²C Interface Description

I²C Serial Data Bus

The KTB8400 supports the I²C bus protocol. A device that sends data onto the bus is defined as a transmitter, and a device receiving data as a receiver. The device that controls the bus is called a master, whereas the devices controlled by the master are known as slaves. A master device must generate the serial clock (SCL), control bus access and generate START and STOP conditions to control the bus. The KTB8400 operates as a slave on the I²C bus. Within the bus specifications, a standard mode (100kHz maximum clock rate) and a fast mode (400kHz maximum clock rate) are defined. The KTB8400 works in both modes. Connections to the bus are made through the open-drain I/O lines SDA and SCL.

The following bus protocol has been defined in Figure 2:

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is high are interpreted as control signals.

Accordingly, the following bus conditions have been defined:

Bus Not Busy

Both data and clock lines remain HIGH.

Start Data Transfer

A change in the state of the data line, from HIGH to LOW, while the clock is HIGH, defines a START condition.

Stop Data Transfer

A change in the state of the data line, from LOW to HIGH, while the clock line is HIGH, defines the STOP condition.

Data Valid

The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal. The data on the line must be changed during the LOW period of the clock signal. There is one clock pulse per bit of data.

Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of data bytes transferred between START and STOP conditions are not limited, and are determined by the master device. The information is transferred byte-wise and each receiver acknowledges with a ninth bit.

Acknowledge

Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse that is associated with this acknowledge bit.

A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge-related clock pulse. Setup and hold times must also be taken into account.






Figure 2. Data Transfer on I²C Serial Bus

The KTB8400 7-bit slave device address is listed in the Ordering Information table in page 3.

There are two kinds of I²C data transfer cycles: write cycle and read cycle.

I²C Write Cycle

For I²C write cycle, data is transferred from a master to a slave. The first byte transmitted is the 7-bit slave address plus one bit of '0' for write. Next follows a number of data bytes. The slave returns an acknowledge bit after each received byte. Data is transferred with the most significant bit (MSB) first. Figure 3 shows the sequence of the I²C write cycle.




Figure 3. I²C Write Cycle

I²C Write Cycle Steps:

- Master generates start condition.
- Master sends 7-bit slave address and 1-bit data direction '0' for write.
- Slave sends acknowledge if the slave address is matched.
- · Master sends 8-bit register address.
- · Slave sends acknowledge.
- Master sends 8-bit data for that addressed register.
- Slave sends acknowledge.
- If master sends more data bytes, the register address will be incremented by one after each acknowledge.
- Master generate stop condition to finish the write cycle.



I²C Read Cycle

For I²C read cycle, data is transferred from a slave to a master. But to start the read cycle, master needs to write the register address first to define which register data to read. Figure 4 shows the steps of the I²C read cycle.




Figure 4. I²C Read Cycle

I²C Read Cycle Steps:

- Master generates start condition.
- Master sends 7-bit slave address and 1-bit data direction '0' for write.
- Slave sends acknowledge if the slave address is matched.
- Master sends 8-bit register address.
- · Slave sends acknowledge.
- Master generates repeated start condition.
- Master sends 7-bit slave address and 1-bit data direction '1' for read.
- Slave sends acknowledge if the slave address is matched.
- Slave sends the data byte of that addressed register.
- If master sends acknowledge, the register address will be incremented by one after each acknowledge and the slave will continue to send the data for the updated addressed register.
- If master sends no acknowledge, the slave will stop sending the data.
- Master generate stop condition to finish the read cycle.



I²C Registers

I²C Slave Address

Options ⁹	7-Bit Address	Write Address	Read Address	Bits 7654321 0
KTB8400M	0x60	0xC0	0xC1	1100000 <i>R/W</i>

I²C Register Map

	oto: map											
Hex Address	Name	Туре	Access	Default Reset	В7	В6	B5	B4	В3	B2	B1	В0
0x00	VSEL0	Config	R/W	1xxx xxxx	EN0	VOUT_VSEL0[6:0]						
0x01	VSEL1	Config	R/W	1xxx xxxx	EN1	VOUT_VSEL1[6:0]						
0x02	CONTROL	Config	R/W	1000 x0xx	DIS	S	SLEW[2:0)]	RANGE	RESET	MODE	[1:0]
0x03	ID1	Data	R	1010 0010	VE	NDOR[2	2:0]		D	IE_ID[4:0	0]	
0x04	ID2	Status	R	0000 xxxx	RSVD	RSVD	RSVD	RSVD		DIE_RI	EV[3:0]	
0x05	MONITOR	Status	R	0000 0000	POK	UVLO	OVP	POS	NEG	RESET	ОТ	EN
0.000	WONTOK	Otatus	11	0000 0000	_STAT	_STAT	_STAT	_STAT	_STAT	_STAT	_STAT	_STAT

Register contents are reset in hardware to their default values by V_{IN} power-on reset. Additionally, most registers can be reset in software by writing 1 to the RESET bit (B2) in the CONTROL register (0x02). Default Reset bits marked with lower-case "x" in the register map and register details tables depend upon the ordered part# suffix and die revision; please see the *Ordering Information* section. Upper-case "X" used elsewhere in the tables designates "don't care".

VSEL0 Configuration Register

Bit	Name	Access	Default Reset	Description				
				Software Buck Enable. When EN pin is low, the regulator is off. When EN pin is high and VSEL pin is low, the EN0 bit takes precedent.				
7	EN0	R/W	1	EN pin	VSEL pin	EN0 bit	Regulator	
				0	Х	Х	off	
				1	0	0	off	
				1	0	1	on	
6:0	VOUT_VSEL0[6:0]	R/W	xxx xxxx	Sets the nominal When RANGE bi When RANGE bi $V_{OUT} =$ where G = 1.0 who bit is high.	t is low, the V _{OUT} t is high, the V _{OU} = $G \times (600mV + 600mV)$	range is from 0.4 range is from 1.5.25 $mV \times VOUT_{_}^{-1}$	600 to 1.39375V. .440 to 3.345V. VSEL0)	

^{9.} For Alternate 1/2/3 Slave Addresses, please contact a Kinetic Technologies representative.



VSEL1 Configuration Register

Register Address 0x01

Bit	Name	Access	Default Reset	Description				
				Software Buck Enable. When EN pin is low, the regulator is off. When EN pin is high and VSEL pin is high, the EN1 bit takes precedent.				
7	EN1	R/W	1	EN pin	VSEL pin	EN1 bit	Regulator	
				0	Х	Х	off	
				1	1	0	off	
				1	1	1	on	
6:0	VOUT_VSEL1[6:0]	R/W	xxx xxxx	Sets the nominal V_{OUT} regulation voltage when VSEL pin is high. When RANGE bit is low, the V_{OUT} range is from 0.600 to 1.39375V. When RANGE bit is high, the V_{OUT} range is from 1.440 to 3.345V. $V_{OUT} = G \times (600mV + 6.25mV \times VOUT_VSEL1)$				
				where G = 1.0 wl bit is high.	hen RANGE bit is	s low, and G = 2.4	4 when RANGE	

CONTROL Configuration Register

Bit	Name	Access	Default Reset	Description	n					
7	DIS	R/W	1	Active Discharge of LX when regulator is disabled. Discharging LX will discharge C _{OUT} through the inductor. 0 = V _{OUT} is high impedance when disabled. 1 = V _{OUT} is discharged through an internal pull-down resistor when disabled.						
				Slew Rate conjunction			o-up/down rate:	s. Works ii	า	
					RANGE bit	SLEW bits	DVS	f _{STEP}		
					0	000	3.125mV/µs	500kHz		
					0	001	3.125mV/µs	500kHz		
					0	010	6.25mV/µs	1MHz		
					0	011	6.25mV/µs	1MHz		
					0	100	12.5mV/µs	2MHz		
6:4	SLEW[2:0]	R/W	000		0	101	12.5mV/µs	2MHz		
0.4	SLLVV[2.0]	17/77	000		0	110	25mV/µs	4MHz		
					0	111	25mV/µs	4MHz		
					1	000	3.75mV/µs	250kHz		
					1	001	3.75mV/µs	250kHz		
					1	010	7.5mV/µs	500kHz		
					1	011	7.5mV/µs	500kHz		
					1	100	15mV/µs	1MHz		
					1	101	15mV/µs	1MHz		
					1	110	25mV/µs	2MHz		
					1	111	25mV/µs	2MHz		



Bit	Name	Access	Default Reset	Description							
				Sets the V _{OUT} range. Also influences the DVS ramp-up/down slew rate (see SLEW[2:0] above).							
				RANGE bit	G	V _{OUT(min)}	V _{OUT(max)}	V _{OUT(step)}			
				0	1.0	0.600V	1.39375V	6.25mV			
				1	2.4	1.440V	3.345V	15mV			
3	RANGE	R/W	х				× VOUT_VSE				
				where G = 1.0 when RANGE bit is low, and G = 2.4 when RANGE bit is high. Note: There is no slew-rate control when toggling the RANGE bit; therefore, it is recommended to disable Vout before changing the							
				RANGE settin				ioniging into			
2	RESET	R/W	0	Software Reset to default register settings. Writing 1 resets <i>nearly</i> all the registers. The RESET bit always reads back as 0. Before self-clearing, the software reset event is latched into the RESET_STAT bit (B2) in the MONITOR register (0x05) and also into the RESET_INT bit (B2) in the INTLATCH register (0x07) if unmasked. Items that are <i>NOT</i> reset by the RESET bit are: 1. RESET_STAT bit in the MONITOR register							
1:0	MODE[1:0]	R/W	xx	Auto-Skip vs. with the VSEI in continuous discontinuous the Mode pin	Forced-PWM and MODE conduction a conduction a	pin. Auto-Ski t heavy loads at light loads.	I. Works in co p automaticall and PFM puls	y uses PWM se-skipping in			

ID1 Data Register

Register Address 0x03

rtogiotoi				
Bit	Name	Access	Default Reset	Description
7:5	VENDOR[2:0]	R	101	Vendor Identification 101 = Kinetic Technologies
4:0	DIE_ID[4:0]	R	0 0010	Die Type Identification 0 0010 = KTB8400

ID2 Status Register

Bit	Name	Access	Default Reset	Description		
7	RSVD	R	0	Reserved. Always reads back as 0.		
6	RSVD	R	0	Reserved. Always reads back as 0.		
5	RSVD	R	0	Reserved. Always reads back as 0.		
4	RSVD	R	0	Reserved. Always reads back as 0.		
3:0	DIE_REV[3:0]	R	XXXX	Die Revision Identification		



MONITOR Status Register

Bit	Name	Access	Default Reset	Description
7	POK_STAT	R	0	Vout Power OK Status 0 = Vout is below POK comparator threshold 1 = Vout is above POK comparator threshold During normal operation, the POK_STAT bit is 1. During disabled, soft-start or overload conditions, the POK_STAT bit is 0.
6	UVLO_STAT	R	0	V _{IN} Under-Voltage Status 0 = V _{IN} is above the UVLO comparator threshold 1 = V _{IN} is below the UVLO comparator threshold During normal operation or when disabled, the UVLO_STAT bit is 0. During low input voltage conditions, the buck is disabled by the UVLO comparator and the UVLO_STAT bit is set to 1 (so long as V _{IN} remains above V _{POR} =1.8V).
5	OVP_STAT	R	0	V_{IN} Over-Voltage Status $0 = V_{\text{IN}}$ is below the OVP comparator threshold $1 = V_{\text{IN}}$ is above the OVP comparator threshold During normal operation or when disabled, the OVP_STAT bit is 0. During high input voltage conditions, the buck is disabled by the OVP comparator and the OVP_STAT bit is set to 1.
4	POS_STAT	R	0	Vout Positive Slew Status 0 = Vout is at its set value 1 = Vout is slewing in the positive direction towards it set value During normal operation, the POS_STAT bit is 0. During soft-start or positive DVS slew transitions, the POS_STAT bit is 1.
3	NEG_STAT	R	0	Vout Negative Slew Status 0 = Vout is at its set value 1 = Vout is slewing in the negative direction towards it set value During normal operation, the NEG_STAT bit is 0. During negative DVS slew transitions, the NEG_STAT bit is 1.
2	RESET_STAT	R/C	0	Software Reset Status Latch 0 = software reset was not performed since this bit was cleared 1 = software reset was performed since this bit was cleared The RESET_STAT bit is set to 1 when a software reset is written to the RESET bit (B2) in the CONTROL register. The RESET_STAT bit is <i>NOT</i> reset by the software reset. Instead, it is cleared (reset to 0) after the RESET_STAT bit is read or whenever chip power is removed (V _{IN} <v<sub>POR).</v<sub>
1	OT_STAT	R	0	Over-Temperature Status 0 = the die is not in thermal shutdown 1 = the die is in thermal shutdown During normal operation, the OT_STAT bit is 0. During thermal shutdown, the OT_STAT bit is 1.
0	EN_STAT	R	0	Enable Status 0 = the buck is disabled by hardware or software 1 = the buck is enabled by hardware or software During normal operation, the EN_STAT bit is 1. During hardware or software disabled conditions, the EN_STAT bit is 0.



Applications Information

Recommended Inductors

The KTB8400 is trimmed for inductors with nominal inductance of 330nH or 470nH. Select an inductor with a saturation current rating that is higher than the KTB8400 peak current limit. Also, choose an inductor with sufficient temperature-rise current rating to satisfy the RMS load-current of the application. Consider the inductor's resistance (both DCR and ACR at 2.4MHz), since these will affect the efficiency. (Generally, the ACR vs. frequency characteristic is available upon request from the inductor supplier.) Larger physical case-sizes, good winding designs, and better magnetic materials can increase efficiency. Typically, metric 2012 and 2016 case-sizes are suitable. Table 2 is a list of recommended inductors from two leading suppliers.

Table 2. Recommended Inductors

Maker	Part #	L _(typ)	DCR (typ)	I _{SAT (min)}	I _{∆T+40C (min)}	Size (typ/typ/max)
Murata	DFE201210U-R33M	330nH	25mΩ	5.2A	3.4A	2.0 x 1.2 x 1.0mm
iviuiaia	DFE201210U-R47M	470nH	34mΩ	4.4A	3.0A	2.0 X 1.2 X 1.0111111
Murata	DFE201610E-R33M	330nH	21mΩ	5.5A	4.0A	2.0 x 1.6 x 1.0mm
iviuiaia	DFE201610E-R47M	470nH	26mΩ	4.8A	3.6A	2.0 x 1.0 x 1.0111111
Murata	DFE201612E-R33M	330nH	15mΩ	6.3A	4.8A	2.0 x 1.6 x 1.2mm
iviuiaia	DFE201612E-R47M	470nH	20mΩ	5.5A	4.5A	2.0 X 1.0 X 1.2111111
Samsung E-M	CIGT201208EHR47MNE	470nH	31mΩ	4.1A	3.7A	2.0 x 1.25 x 0.8mm
Compung F M	CIGT201210UHR33MNE	330nH	21mΩ	5.4A	4.0A	2.0 x 1.25 x 1.0mm
Samsung E-M	CIGT201210UHR47MNE	470nH	25mΩ	4.9A	3.6A	2.0 X 1.25 X 1.011111
Samsung E-M	CIGT201608EHR47MNE	470nH	24mΩ	4.3A	4.3A	2.0 x 1.6 x 0.8mm
	CIGW201610GHR33MLE	330nH	18mΩ	5.5A	4.0A	
Samsung E-M	CIGW201610GLR47MLE	470nH	21mΩ	5.0A	4.7A	2.0 x 1.6 x 1.0mm
_	CIGT201610EHR47MNE	470nH	18mΩ	5.5A	4.8A	

Recommended Capacitors

Ceramic input and output capacitors with X5R or X6S are recommended due to their low ESR, low ESL, low temperature coefficients, and small physical sizes. Consider the voltage rating, size, and DC bias derating characteristic of the capacitor. **Table 3** is a list of recommended capacitors from two leading suppliers.

Table 3. Recommended Capacitors

Maker	Part #	C (typ)	C _{EFF(3V)}	VRATING	TCHAR	Size	
	GRM155R60J106ME	10μF	3.5µF	6.3V			
Murata	GRM155R60J156ME	15µF	5µF	6.3V	X5R	(0402) 1.0 x 0.5mm	
iviurala	GRM155R60G226ME	22µF	7µF	4.0V	ASK	(0402) 1.0 x 0.5mm	
	GRM155R60J226ME	22µF	7µF	6.3V			
Murata	GRM188R60G226ME	22µF	9µF	4.0V	X5R	(0603) 1.6 x 0.8mm	
iviurala	GRM188R60J226ME	22µF	9µF	6.3V	ASK		
Samauna E M	CL05A106MQ5	10μF	4µF	6.3V	X5R	(0402) 1.0 x 0.5mm	
Samsung E-M	CL05A156MQ5	15µF	6µF	6.3V	ASK	(0402) 1.0 x 0.511111	
Samauna E M	CL10A226MQ8	22µF	11µF	6.3V	X5R	(0602) 1.6 v.0.9mm	
Samsung E-M	CL10A476MQ8	47μF	14µF	6.3V	ASK	(0603) 1.6 x 0.8mm	

Input Capacitor

Choose an input capacitor with voltage rating of 6.3V or more, $10\mu F$ total nominal capacitance or more, and 1005M (0402) case-size or larger. Larger values and larger case-size provide more effective capacitance when considering the DC bias derating characteristic of the capacitor. If the application's input voltage is supplied through a connector or a cable, add additional bypass/bulk capacitance where V_{IN} first arrives to the PCB.

Output Capacitors

Choose output capacitors with voltage rating of 4.0V or more, 20µF total nominal capacitance or more, and 1005M (0402) case-size or larger. Consider the V_{OUT} setting of the regulator and how case size has a significant impact



on DC bias derating. At high V_{OUT} settings, more total nominal capacitance is needed to achieve the same effective capacitance compared to lower V_{OUT} settings.

For the very best possible load transient response, use multiple capacitors in parallel to achieve sufficient total effective output capacitance:

$$C_{OUT_{EFFECTIVE}} \ge \frac{L \times I_{STEP}}{33m\Omega \times (V_{IN} - V_{OUT})}$$

where I_{STEP} is the largest load transient step in the application. Please note that the above formula is already guard-banded by a margin of 2x to accommodate capacitor and inductor tolerances and the variability of a transient arrival time with respect to the switching cycle of the regulator.

If needed, the total effective output capacitance can be distributed by placing additional capacitors remotely at the point of load. In applications where transient performance is less critical, especially when V_{IN} minus V_{OUT} is small, it is acceptable to reduce the total effective output capacitance to save board space and cost at the expense of load transient droop and soar.

As a design example, consider a system with $V_{IN} = 3.2V$ (min), $V_{OUT} = 1.8V$, and $I_{STEP} = 2A$ (max):

$$C_{OUT_{EFFECTIVE}} \ge \frac{330nH \times 2A}{33m\Omega \times (3.2V - 1.8V)} \cong 14\mu F$$

In this example, choose output capacitors with total effective capacitance of $14\mu F$ or more at a DC bias of 1.8V. A single $15\mu F$ capacitor will not be enough when considering its DC bias characteristic, per Figure 5. At 1.8V bias, it retains only about $8\mu F$; therefore, for best transient response, use two of these capacitors in parallel for a total effective capacitance of $16\mu F$.




Figure 5. Typical DC bias derating characteristic for example 15µF ceramic capacitor.

When operating near dropout with high V_{OUT} and low V_{IN} (for example $3.3V_{OUT}$ and $3.6V_{IN}$), add additional bulk capacitance to C_{OUT} to reduce V_{OUT} droop and ringing during load transient events that is inherent in buck regulators operating at high duty-cycle.

October 2023 – Revision 04a Page 21 of 23 Kinetic Confidential



Recommended PCB Layout

Refer to Figure 6 for two example PCB layouts optimized for small footprint, low EMI, and good performance. One example fits in a narrow rectangular area, while the other example is nearly square. Both examples follow the below PCB layout recommendations:

- 1. Connect the input capacitor C_{IN} as close as possible to the VIN and PGND pins using top-side thick metal traces.
- 2. Connect the ground terminals of output capacitors C_{OUT} as close as possible to the ground terminal of C_{IN} and the PGND pins using top-side metal.
- 3. Connect the local top-side PGND island to the PCB ground plane using multiple parallel vias.
- 4. Do not connect the AGND pins directly to the top-side PGND. Instead, connect the AGND pins to the PCB ground plane using their own vias.
- 5. Connect the inductor to the LX pins with a wide trace. For smallest C_{IN}, the LX trace will not fit between the top-side landing pads of a 1005M (0402) size capacitor. Therefore, the LX trace is normally routed on PCB laver 2 or laver 3 using multiple parallel vias.
 - a. The added inductance of vias in series with the actual inductor have minimal effect on performance. However, it is important to use enough parallel vias to handle the peak inductor current in the application.
 - b. If using a larger C_{IN} of 1608M (0603) size or more, it is possible to squeeze the LX route on the top-side between the C_{IN} landing pads. If pinched, make sure to widen the LX trace as much as possible before and after the pinched area.
- 6. Connect the V_{OUT} terminals of the inductor to the output capacitors with a wide and short trace.
- 7. Route the V_{OUT} sense trace from C_{OUT} to the VOUT pin with care to keep it away from noisy traces, especially the LX trace. Additionally, use ground fill to shield noise from coupling into the V_{OUT} sense.
- 8. Depending upon PCB design rules, it may be possible to place filled micro-vias directly under WLCSP bumps. If not, route short traces to nearby vias.





Figure 6. Two Recommended PCB Layouts




Packaging Information

WLCSP35-15 (1.340mm x 2.045mm x 0.620mm)



Recommended Footprint

(NSMD Pad Type)



Kinetic Technologies cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Kinetic Technologies product. No intellectual property or circuit patent licenses are implied. Kinetic Technologies reserves the right to change the circuitry and specifications without notice at any time.